{"id":"https://openalex.org/W1599535112","doi":"https://doi.org/10.1109/cicc.2004.1358818","title":"Design and implementation of an embedded 512KB level 2 cache subsystem","display_name":"Design and implementation of an embedded 512KB level 2 cache subsystem","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W1599535112","doi":"https://doi.org/10.1109/cicc.2004.1358818","mag":"1599535112"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054632012","display_name":"Jinuk Luke Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jinuk Luke Shin","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048693100","display_name":"Bruce Petrick","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Petrick","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009562216","display_name":"H. Levy","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Levy","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101693747","display_name":"Jaehyeon Son","orcid":"https://orcid.org/0000-0003-0676-5832"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinseung Son","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005087359","display_name":"Mandeep Singh","orcid":"https://orcid.org/0000-0003-3017-635X"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mandeep Singh","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061751616","display_name":"Vikas Mathur","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Mathur","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073103933","display_name":"Jung-Cheng Yeh","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jung-Cheng Yeh","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101712458","display_name":"Hwan-Young Choi","orcid":"https://orcid.org/0000-0002-6100-2283"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heesung Choi","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056403097","display_name":"Vipul Gupta","orcid":"https://orcid.org/0000-0002-2907-5765"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Gupta","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110912170","display_name":"T. Ziaja","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Ziaja","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077447335","display_name":"Ana Sonia Leon","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.S. Leon","raw_affiliation_strings":["Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun MicroSystems, Inc.orporated, Sunnyvale, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5054632012"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08208274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"349","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7293537855148315},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6939037442207336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5576909780502319},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4926305413246155},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.466234415769577},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4555056095123291},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44912999868392944},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.424642413854599},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42260611057281494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7293537855148315},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6939037442207336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5576909780502319},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4926305413246155},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.466234415769577},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4555056095123291},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44912999868392944},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.424642413854599},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42260611057281494},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358818","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358818","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1522012667","https://openalex.org/W1569139806","https://openalex.org/W2099898215"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"Dual":[0],"on-chip":[1,68],"512":[2,21],"kB":[3,22],"unified":[4],"second":[5],"level":[6],"(L2)":[7],"caches":[8],"for":[9,73,87],"an":[10],"UltraSparc":[11],"processor":[12],"are":[13,101],"implemented":[14,25],"using":[15,26],"0.13":[16],"/spl":[17],"mu/m":[18],"technology.":[19],"Each":[20],"unit":[23,62],"is":[24,47],"34":[27],"million":[28],"transistors":[29],"to":[30,93],"achieve":[31],"1.4":[32],"GHz":[33],"and":[34,40,51,58],"2.6":[35],"W":[36],"at":[37],"13":[38],"V":[39],"85":[41],"C.":[42],"This":[43],"fully":[44],"integrated":[45,96],"subsystem":[46],"composed":[48],"of":[49,65,80],"data":[50,78],"tag":[52],"SRAMs":[53],"along":[54],"with":[55,76],"datapaths,":[56],"controller":[57],"test":[59],"engines.":[60],"The":[61,90],"achieves":[63],"one":[64],"the":[66],"shortest":[67],"L2":[69,99],"cache":[70,100],"latencies":[71],"reported":[72],"64b":[74],"microprocessors,":[75],"a":[77],"latency":[79,98],"only":[81],"4":[82],"cycles":[83],"including":[84],"ECC":[85],"correction":[86],"128-bit":[88],"data.":[89],"design":[91],"solutions":[92],"build":[94],"this":[95],"short":[97],"discussed.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}