{"id":"https://openalex.org/W2134545178","doi":"https://doi.org/10.1109/cicc.2004.1358812","title":"A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond","display_name":"A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2134545178","doi":"https://doi.org/10.1109/cicc.2004.1358812","mag":"2134545178"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111939312","display_name":"Y. Komatsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Y. Komatsu","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062594632","display_name":"Yutaka Arima","orcid":"https://orcid.org/0000-0003-1420-7566"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Arima","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014252021","display_name":"Tadahiro Fujimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Fujimoto","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025869674","display_name":"T. Yamashita","orcid":"https://orcid.org/0000-0001-7063-9772"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yamashita","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020207191","display_name":"K. Ishibashi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ishibashi","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111939312"],"corresponding_institution_ids":["https://openalex.org/I4210125918"],"apc_list":null,"apc_paid":null,"fwci":0.9875,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.77978308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"329","last_page":"332"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.8385310769081116},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5650784373283386},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.48982593417167664},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4743565320968628},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.450067400932312},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.44217821955680847},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42903172969818115},{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.4280715882778168},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41824620962142944},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41688960790634155},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.39009276032447815},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31527218222618103},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.24260881543159485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23310622572898865},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13588550686836243},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11299577355384827},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07069653272628784}],"concepts":[{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.8385310769081116},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5650784373283386},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.48982593417167664},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4743565320968628},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.450067400932312},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.44217821955680847},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42903172969818115},{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.4280715882778168},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41824620962142944},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41688960790634155},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39009276032447815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31527218222618103},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24260881543159485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23310622572898865},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13588550686836243},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11299577355384827},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07069653272628784},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358812","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358812","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1601909182","https://openalex.org/W1946611508","https://openalex.org/W1960026154","https://openalex.org/W2096294684","https://openalex.org/W2142358791","https://openalex.org/W2161109877","https://openalex.org/W2567458453","https://openalex.org/W6640961583"],"related_works":["https://openalex.org/W2426102810","https://openalex.org/W1608692246","https://openalex.org/W2584544613","https://openalex.org/W1820430086","https://openalex.org/W2888148580","https://openalex.org/W2171347834","https://openalex.org/W3210903312","https://openalex.org/W2166386585","https://openalex.org/W2940351376","https://openalex.org/W2904084591"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,24],"proposed":[4,48],"a":[5,32,55],"soft-error":[6],"hardened":[7],"latch":[8,34],"(SEH-latch)":[9],"scheme":[10],"that":[11],"has":[12],"an":[13],"error":[14],"correction":[15],"function":[16],"in":[17],"the":[18],"fine":[19],"process.":[20],"To":[21],"achieve":[22],"this,":[23],"designed":[25],"two":[26],"types":[27],"of":[28],"SEH-latch":[29],"circuits":[30],"and":[31,40,61],"standard":[33],"circuit":[35,49],"using":[36,58],"130":[37],"nm":[38,43],"2-well,":[39],"also":[41],"90":[42],"2-well":[44],"CMOS":[45],"processes.":[46],"The":[47],"demonstrated":[50],"2-order":[51],"higher":[52,63],"immunity":[53,64],"through":[54,65],"radiation":[56],"test":[57],"/spl":[59],"alpha/-particles,":[60],"1-order":[62],"neutron":[66],"irradiation.":[67]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}