{"id":"https://openalex.org/W2121129272","doi":"https://doi.org/10.1109/cicc.2004.1358808","title":"Proactive design for manufacturing (DFM) for nanometer SoC designs","display_name":"Proactive design for manufacturing (DFM) for nanometer SoC designs","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2121129272","doi":"https://doi.org/10.1109/cicc.2004.1358808","mag":"2121129272"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047784337","display_name":"Carlo Guardiani","orcid":"https://orcid.org/0000-0002-8914-9260"},"institutions":[{"id":"https://openalex.org/I65376102","display_name":"PDF Solutions (United States)","ror":"https://ror.org/007737841","country_code":"US","type":"company","lineage":["https://openalex.org/I65376102"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Guardiani","raw_affiliation_strings":["PDF Solutions, Inc.orporated, San Jose, CA, USA","PDF/Solutions, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"PDF Solutions, Inc.orporated, San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"PDF/Solutions, San Jose, CA, USA","institution_ids":["https://openalex.org/I65376102"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078090160","display_name":"Nicola Dragone","orcid":"https://orcid.org/0009-0007-5696-414X"},"institutions":[{"id":"https://openalex.org/I65376102","display_name":"PDF Solutions (United States)","ror":"https://ror.org/007737841","country_code":"US","type":"company","lineage":["https://openalex.org/I65376102"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Dragone","raw_affiliation_strings":["PDF Solutions, Inc.orporated, San Jose, CA, USA","PDF/Solutions, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"PDF Solutions, Inc.orporated, San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"PDF/Solutions, San Jose, CA, USA","institution_ids":["https://openalex.org/I65376102"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073287859","display_name":"Patrick McNamara","orcid":null},"institutions":[{"id":"https://openalex.org/I65376102","display_name":"PDF Solutions (United States)","ror":"https://ror.org/007737841","country_code":"US","type":"company","lineage":["https://openalex.org/I65376102"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. McNamara","raw_affiliation_strings":["PDF Solutions, Inc.orporated, San Jose, CA, USA","PDF/Solutions, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"PDF Solutions, Inc.orporated, San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"PDF/Solutions, San Jose, CA, USA","institution_ids":["https://openalex.org/I65376102"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047784337"],"corresponding_institution_ids":["https://openalex.org/I65376102"],"apc_list":null,"apc_paid":null,"fwci":2.9624,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.91039015,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"309","last_page":"316"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9751489758491516},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7195014357566833},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5771229863166809},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5022773742675781},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.49941086769104004},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4616924524307251},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.46128740906715393},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45862099528312683},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4522843062877655},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44179224967956543},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4402502179145813},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4351688623428345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3932362198829651},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39135050773620605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34050726890563965},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3401569724082947},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33485108613967896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3224274516105652},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.27942124009132385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12431281805038452},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09461972117424011}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9751489758491516},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7195014357566833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5771229863166809},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5022773742675781},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.49941086769104004},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4616924524307251},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.46128740906715393},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45862099528312683},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4522843062877655},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44179224967956543},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4402502179145813},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4351688623428345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3932362198829651},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39135050773620605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34050726890563965},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3401569724082947},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33485108613967896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3224274516105652},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.27942124009132385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12431281805038452},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09461972117424011},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358808","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358808","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1685139098","https://openalex.org/W1965266460","https://openalex.org/W1974092555","https://openalex.org/W2000836282","https://openalex.org/W2041090186","https://openalex.org/W2044771513","https://openalex.org/W2081978919","https://openalex.org/W2117700822","https://openalex.org/W2120149280","https://openalex.org/W2131895723","https://openalex.org/W2135535501","https://openalex.org/W2144753336","https://openalex.org/W2161055040","https://openalex.org/W2161678494","https://openalex.org/W2210422083","https://openalex.org/W4245543890","https://openalex.org/W4246845979","https://openalex.org/W4249893307","https://openalex.org/W4250323044"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2227166741","https://openalex.org/W2743305891","https://openalex.org/W2908947570","https://openalex.org/W2070693700","https://openalex.org/W2151657833","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W1987597317"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5],"innovative":[6],"DFM":[7,54],"design":[8,25,73,81,111],"flow":[9],"which":[10,57],"achieves":[11],"designs":[12],"for":[13],"logic":[14,65,134],"products":[15],"that":[16,102],"are":[17],"much":[18],"more":[19],"manufacturable":[20,127],"than":[21],"those":[22],"using":[23],"traditional":[24],"flows":[26],"in":[27,67],"nm":[28,38],"technologies.":[29],"It":[30,47],"integrates":[31],"manufacturability":[32,105],"information-extracted":[33],"directly":[34],"from":[35,84],"the":[36,40,63,68,85,90,104,108,125,137],"target":[37,92],"process-into":[39],"timing-driven":[41],"synthesis":[42],"and":[43,89,113,129],"P&R":[44],"cost":[45],"function.":[46],"has":[48],"three":[49],"major":[50],"elements:":[51],"1)":[52],"A":[53],"extension":[55],"library,":[56],"creates":[58],"\"yield":[59],"strength\"":[60],"variants":[61],"of":[62,80,99,131],"basic":[64],"functions":[66],"library;":[69],"2)":[70],"a":[71,77,97],"new":[72],"view":[74],"data-file,":[75],"containing":[76],"pre-characterized":[78],"set":[79,98],"attributes":[82],"extracted":[83],"cell":[86],"library":[87],"layouts":[88],"required":[91],"process":[93],"parameter":[94],"extractions;":[95],"3)":[96],"software":[100],"elements":[101,122],"plug":[103],"information":[106],"into":[107],"standard":[109],"IC":[110],"creation":[112],"analysis":[114],"flow.":[115],"The":[116],"EDA":[117],"tools":[118],"interact":[119],"with":[120],"these":[121],"to":[123],"determine":[124],"most":[126],"mapping":[128],"arrangement":[130],"any":[132],"given":[133],"function":[135],"onto":[136],"physical":[138],"library.":[139]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}