{"id":"https://openalex.org/W2122098548","doi":"https://doi.org/10.1109/cicc.2004.1358776","title":"Design considerations and DFT to enable testing of digital interfaces","display_name":"Design considerations and DFT to enable testing of digital interfaces","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2122098548","doi":"https://doi.org/10.1109/cicc.2004.1358776","mag":"2122098548"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113694745","display_name":"M. Tripp","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Tripp","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281227","display_name":"Terrence Mak","orcid":"https://orcid.org/0000-0003-1945-8292"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.M. Mak","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000151127","display_name":"Anne Meixner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Meixner","raw_affiliation_strings":["Intel Corporation, USA","Intel Corp., USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., USA#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113694745"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57418765,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":null,"first_page":"197","last_page":"205"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.9784404039382935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7400490641593933},{"id":"https://openalex.org/keywords/observable","display_name":"Observable","score":0.5158940553665161},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43718913197517395},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3419015407562256},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29186195135116577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1561584174633026}],"concepts":[{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.9784404039382935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7400490641593933},{"id":"https://openalex.org/C32848918","wikidata":"https://www.wikidata.org/wiki/Q845789","display_name":"Observable","level":2,"score":0.5158940553665161},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43718913197517395},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3419015407562256},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29186195135116577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1561584174633026},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1481834505","https://openalex.org/W1657391569","https://openalex.org/W1709517310","https://openalex.org/W1930127001","https://openalex.org/W2149364102","https://openalex.org/W2158444496","https://openalex.org/W2161839702","https://openalex.org/W2162539355","https://openalex.org/W2264354206","https://openalex.org/W2275024383","https://openalex.org/W2277759458","https://openalex.org/W2400811840","https://openalex.org/W2410491411"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1597195064","https://openalex.org/W2915007006","https://openalex.org/W2129938370","https://openalex.org/W3164835776","https://openalex.org/W2230641373","https://openalex.org/W1560501822","https://openalex.org/W2039249740","https://openalex.org/W4240478293","https://openalex.org/W2060494293"],"abstract_inverted_index":{"In":[0],"the":[1,5,31,34,44,47,66,71,78],"last":[2],"15":[3],"years,":[4],"specifications":[6,90],"for":[7,84],"digital":[8,68],"interfaces":[9,69],"have":[10],"evolved":[11],"significantly,":[12],"from":[13,95],"specifying":[14,21],"only":[15],"nominal":[16],"or":[17,24],"typical":[18],"values":[19,26,37],"to":[20,36,74],"extreme":[22],"maximum":[23],"minimum":[25],"that":[27,38],"are":[28,39,94],"observable":[29,42],"at":[30,43],"pins":[32,45],"of":[33,46,55],"device":[35],"not":[40],"directly":[41],"device.":[48],"There":[49],"has":[50],"been":[51],"a":[52],"corresponding":[53],"evolution":[54],"high":[56],"volume":[57],"manufacturing":[58],"(HVM)":[59],"testing":[60],"methods.":[61],"This":[62],"tutorial":[63],"paper":[64],"summarizes":[65],"various":[67],"specifications,":[70],"techniques":[72],"used":[73],"test":[75,85,92],"then,":[76],"and":[77,82,91,103],"associated":[79],"design":[80,83],"considerations":[81],"(DFT)":[86],"circuitry.":[87],"The":[88],"example":[89],"data":[93],"my":[96],"experience":[97],"on":[98],"Intel":[99],"Pentium-Pro,":[100],"Pentium":[101,104],"III":[102],"4":[105],"microprocessors.":[106]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}