{"id":"https://openalex.org/W2142608304","doi":"https://doi.org/10.1109/cicc.2004.1358763","title":"A 1.5V direct digital synthesizer with tunable delta sigma modulator in 0.13 \u03bcm CMOS","display_name":"A 1.5V direct digital synthesizer with tunable delta sigma modulator in 0.13 \u03bcm CMOS","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2142608304","doi":"https://doi.org/10.1109/cicc.2004.1358763","mag":"2142608304"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004586160","display_name":"J. Lindeberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"J. Lindeberg","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","institution_ids":[]},{"raw_affiliation_string":"Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049235493","display_name":"Jouko Vankka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Vankka","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","institution_ids":[]},{"raw_affiliation_string":"Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020181355","display_name":"J. Sommarek","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Sommarek","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","institution_ids":[]},{"raw_affiliation_string":"Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066316803","display_name":"K. Halonen","orcid":"https://orcid.org/0000-0002-4385-9689"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Halonen","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Espoo, Finland","institution_ids":[]},{"raw_affiliation_string":"Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, , Finland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004586160"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2861,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62947523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7440137267112732},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.7340806126594543},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7310956716537476},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6444777250289917},{"id":"https://openalex.org/keywords/sine-wave","display_name":"Sine wave","score":0.5252644419670105},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.5088708400726318},{"id":"https://openalex.org/keywords/amplitude","display_name":"Amplitude","score":0.48878785967826843},{"id":"https://openalex.org/keywords/frequency-modulation","display_name":"Frequency modulation","score":0.4679735004901886},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4674096405506134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4488631784915924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40999409556388855},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.26080623269081116},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24315613508224487},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24184435606002808},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.19683176279067993},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.1398804485797882},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.11855408549308777},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.11666980385780334}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7440137267112732},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.7340806126594543},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7310956716537476},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6444777250289917},{"id":"https://openalex.org/C66907618","wikidata":"https://www.wikidata.org/wiki/Q207527","display_name":"Sine wave","level":3,"score":0.5252644419670105},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.5088708400726318},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.48878785967826843},{"id":"https://openalex.org/C11930861","wikidata":"https://www.wikidata.org/wiki/Q181417","display_name":"Frequency modulation","level":3,"score":0.4679735004901886},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4674096405506134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4488631784915924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40999409556388855},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.26080623269081116},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24315613508224487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24184435606002808},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.19683176279067993},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.1398804485797882},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.11855408549308777},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.11666980385780334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W283255503","https://openalex.org/W605762311","https://openalex.org/W1531446014","https://openalex.org/W2105131860","https://openalex.org/W2141492992","https://openalex.org/W6618523604","https://openalex.org/W6631871360"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2161572852","https://openalex.org/W2622028395","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2112462439","https://openalex.org/W2015962950","https://openalex.org/W3035420365","https://openalex.org/W2373312885"],"abstract_inverted_index":{"In":[0],"the":[1,8,12,21,37,41,45,72],"new":[2],"architecture":[3],"presented":[4],"in":[5,36],"this":[6],"paper,":[7],"signal":[9],"band":[10],"of":[11,44,61,71,96,103],"/spl":[13,79],"Delta//spl":[14],"Sigma/":[15],"modulator":[16],"is":[17,59,74,87],"tuned":[18],"according":[19],"to":[20],"direct":[22],"digital":[23],"synthesizer":[24],"(DDS)":[25],"output":[26,94,109],"frequency.":[27],"We":[28],"use":[29],"a":[30,100],"hardware":[31],"efficient":[32],"phase-to-sine":[33],"amplitude":[34,66],"converter":[35,107],"DDS":[38,58],"that":[39],"approximates":[40],"first":[42],"quadrant":[43],"sine":[46],"function":[47],"with":[48,93],"sixteen":[49],"equal":[50],"length":[51],"piecewise-continuous":[52],"second":[53],"degree":[54],"polynomial":[55],"segments.":[56],"The":[57,68,83],"capable":[60],"frequency,":[62],"phase,":[63],"and":[64],"quadrature":[65],"modulation.":[67],"die":[69],"area":[70],"chip":[73],"2.02":[75],"mm/sup":[76],"2/":[77],"(0.13":[78],"mu/m":[80],"CMOS":[81],"technology).":[82],"total":[84],"power":[85],"consumption":[86],"138":[88],"mW":[89],"at":[90,99],"1.5":[91],"V":[92],"frequency":[95,102],"63.33":[97],"MHz":[98,105],"clock":[101],"200":[104],"(D/A":[106],"full-scale":[108],"current":[110],"11.5":[111],"mA).":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}