{"id":"https://openalex.org/W2169618112","doi":"https://doi.org/10.1109/cicc.2004.1358744","title":"Frequency-hopping vernier clock generators for multiple clock domain SoCs","display_name":"Frequency-hopping vernier clock generators for multiple clock domain SoCs","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2169618112","doi":"https://doi.org/10.1109/cicc.2004.1358744","mag":"2169618112"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108376785","display_name":"Hiroshi Kodama","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Kodama","raw_affiliation_strings":["System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045168120","display_name":"Masayuki Mizuno","orcid":"https://orcid.org/0000-0002-1924-9856"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Mizuno","raw_affiliation_strings":["System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111797901","display_name":"Keisuke Nose","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Nose","raw_affiliation_strings":["System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058509048","display_name":"Akio Tanaka","orcid":"https://orcid.org/0000-0002-0558-360X"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Tanaka","raw_affiliation_strings":["System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5108376785"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.6583,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73798833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.9009524583816528},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8802687525749207},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8658667802810669},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.8263301849365234},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7871652841567993},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7794118523597717},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6736100912094116},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5823987126350403},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5761538147926331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5672981142997742},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5327404141426086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5101545453071594},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4400899410247803},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4047996997833252},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3232887089252472},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27889156341552734},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1562536060810089},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1067260205745697}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9009524583816528},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8802687525749207},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8658667802810669},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.8263301849365234},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7871652841567993},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7794118523597717},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6736100912094116},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5823987126350403},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5761538147926331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5672981142997742},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5327404141426086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5101545453071594},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4400899410247803},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4047996997833252},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3232887089252472},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27889156341552734},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1562536060810089},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1067260205745697},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2033110462","https://openalex.org/W2078514893","https://openalex.org/W2086447087","https://openalex.org/W2111991111","https://openalex.org/W2124390946","https://openalex.org/W2133079932","https://openalex.org/W2138890091","https://openalex.org/W2163996778","https://openalex.org/W4238765112"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W2474747038","https://openalex.org/W2090213929","https://openalex.org/W2165139624","https://openalex.org/W2169618112","https://openalex.org/W2496244846","https://openalex.org/W3013924136","https://openalex.org/W2587665273"],"abstract_inverted_index":{"Proposed":[0],"here":[1],"is":[2,23,77,95],"a":[3,56,91],"new":[4],"clock-distribution":[5,82],"network":[6,83],"for":[7,63],"multiple":[8],"clock":[9,16,26,49,72,88],"domain":[10],"SoCs,":[11],"one":[12,20],"that":[13],"employs":[14],"vernier":[15,71,87],"generators.":[17],"Although":[18],"only":[19],"global-clock":[21],"frequency":[22,27],"used,":[24],"the":[25,70,74,81],"of":[28],"individual":[29],"IP":[30],"cores":[31],"can":[32,38,51],"be":[33,39,52],"varied.":[34],"Furthermore,":[35],"these":[36],"variations":[37],"conducted":[40],"adaptively":[41],"in":[42,106],"fine":[43],"increments":[44],"under":[45],"operating":[46],"conditions,":[47],"and":[48],"signals":[50],"stopped/restarted":[53],"quickly":[54],"(within":[55],"few":[57],"cycles).":[58],"These":[59],"are":[60],"important":[61],"advantages":[62],"low-power":[64],"sophisticated":[65],"SoCs.":[66],"This":[67],"paper":[68],"presents":[69],"generator,":[73],"circuit":[75],"which":[76],"key":[78],"to":[79,97,103],"making":[80],"practical.":[84],"A":[85],"1.0-GHz":[86],"generator":[89],"employing":[90],"90-nm":[92],"CMOS":[93],"technology":[94],"shown":[96],"successfully":[98],"vary":[99],"output":[100],"from":[101],"0.5":[102],"1.0":[104],"GHz":[105],"8":[107],"steps.":[108]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}