{"id":"https://openalex.org/W1481876787","doi":"https://doi.org/10.1109/cicc.2003.1249478","title":"A high-speed and low-voltage associative co-processor with Hamming distance ordering using word-parallel and hierarchical search architecture","display_name":"A high-speed and low-voltage associative co-processor with Hamming distance ordering using word-parallel and hierarchical search architecture","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W1481876787","doi":"https://doi.org/10.1109/cicc.2003.1249478","mag":"1481876787"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048431820","display_name":"Yusuke Oike","orcid":"https://orcid.org/0000-0002-6647-1986"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Oike","raw_affiliation_strings":["Department of Electronic Engineering, University of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ikeda","raw_affiliation_strings":["Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tokyo Daigaku, Bunkyo-ku, Tokyo, JP","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Asada","raw_affiliation_strings":["Dept. of Electron. Eng., Univ. of Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"643","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9868000149726868,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hamming-distance","display_name":"Hamming distance","score":0.7766579985618591},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7366611957550049},{"id":"https://openalex.org/keywords/hamming-code","display_name":"Hamming code","score":0.6742408871650696},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.668546199798584},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6305989027023315},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.6254347562789917},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5632644295692444},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4952482283115387},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4794989228248596},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.443136066198349},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41990718245506287},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3716447353363037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36886292695999146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1899753212928772},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.168135404586792},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15454250574111938},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.12843608856201172},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.107389897108078}],"concepts":[{"id":"https://openalex.org/C193319292","wikidata":"https://www.wikidata.org/wiki/Q272172","display_name":"Hamming distance","level":2,"score":0.7766579985618591},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7366611957550049},{"id":"https://openalex.org/C73150493","wikidata":"https://www.wikidata.org/wiki/Q853922","display_name":"Hamming code","level":4,"score":0.6742408871650696},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.668546199798584},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6305989027023315},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.6254347562789917},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5632644295692444},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4952482283115387},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4794989228248596},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.443136066198349},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41990718245506287},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3716447353363037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36886292695999146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1899753212928772},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.168135404586792},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15454250574111938},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.12843608856201172},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.107389897108078},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2003.1249478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.612.4605","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.612.4605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://silicon.u-tokyo.ac.jp/~y-oike/Papers/jssc_aug04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1506537199","https://openalex.org/W1576306474","https://openalex.org/W1586467074","https://openalex.org/W1987069405","https://openalex.org/W1997117014","https://openalex.org/W2026329829","https://openalex.org/W2139155177","https://openalex.org/W2159448186"],"related_works":["https://openalex.org/W2943247777","https://openalex.org/W2740543340","https://openalex.org/W2143549459","https://openalex.org/W2532277334","https://openalex.org/W3103704822","https://openalex.org/W2282934097","https://openalex.org/W2047264287","https://openalex.org/W2104200744","https://openalex.org/W2165082655","https://openalex.org/W2769783699"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,10,62],"new":[3],"concept":[4],"and":[5,12,39,94,100],"its":[6],"circuit":[7,32],"implementation":[8,33],"for":[9,46,52,70,79],"high-speed":[11,71],"low-voltage":[13,41],"associative":[14,88],"co-processor":[15,89],"with":[16],"Hamming":[17,67],"distance":[18,68],"ordering.":[19],"A":[20],"hierarchical":[21],"search":[22,58],"architecture":[23],"keeps":[24],"high":[25],"speed":[26],"in":[27,61],"large":[28],"input":[29],"number.":[30],"Our":[31,81],"allows":[34],"unlimited":[35],"data":[36],"base":[37],"capacity":[38],"achieves":[40],"operation":[42],"under":[43],"1.0":[44],"V":[45,99,102],"SoC":[47],"applications,":[48],"which":[49],"are":[50],"difficult":[51],"the":[53],"conventional":[54],"analog":[55],"approaches.":[56],"The":[57],"logic":[59],"embedded":[60],"memory":[63],"cell":[64],"realizes":[65],"word-parallel":[66],"ordering":[69],"sorting/routing":[72],"applications":[73],"as":[74,76],"well":[75],"near/nearest-match":[77],"detection":[78],"recognition.":[80],"fabricated":[82],"0.18":[83],"/spl":[84],"mu/m":[85],"64-bit":[86],"32-word":[87],"operates":[90],"at":[91,97],"411.5":[92],"MHz":[93,96],"40.0":[95],"1.8":[98],"0.75":[101],"respectively.":[103]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}