{"id":"https://openalex.org/W2171650558","doi":"https://doi.org/10.1109/cicc.2003.1249470","title":"CMOS IC nanometer technology failure mechanisms","display_name":"CMOS IC nanometer technology failure mechanisms","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2171650558","doi":"https://doi.org/10.1109/cicc.2003.1249470","mag":"2171650558"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111892655","display_name":"C.F. Hawkins","orcid":null},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Hawkins","raw_affiliation_strings":["University of New Mexico, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New Mexico, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103040522","display_name":"A. Keshavarzi","orcid":"https://orcid.org/0000-0001-6938-1161"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Keshavarzi","raw_affiliation_strings":["Intel Corporation, University of New Mexico, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, University of New Mexico, USA","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I169521973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077705720","display_name":"J. Segura","orcid":"https://orcid.org/0000-0001-9742-2936"},"institutions":[{"id":"https://openalex.org/I50441567","display_name":"Universitat de les Illes Balears","ror":"https://ror.org/03e10x626","country_code":"ES","type":"education","lineage":["https://openalex.org/I50441567"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Segura","raw_affiliation_strings":["University of Balearic Islands, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Balearic Islands, Spain","institution_ids":["https://openalex.org/I50441567"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"605","last_page":"611"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8075053691864014},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.7523167133331299},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6453685164451599},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.632294774055481},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4913922846317291},{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.45734238624572754},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44603610038757324},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41319388151168823},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4017295241355896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34800589084625244},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3162781000137329}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8075053691864014},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.7523167133331299},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6453685164451599},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.632294774055481},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4913922846317291},{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.45734238624572754},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44603610038757324},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41319388151168823},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4017295241355896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34800589084625244},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3162781000137329},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1488870485","https://openalex.org/W1641755856","https://openalex.org/W1704018133","https://openalex.org/W1750005981","https://openalex.org/W1880721252","https://openalex.org/W1909769229","https://openalex.org/W1955440229","https://openalex.org/W1958753241","https://openalex.org/W1958909498","https://openalex.org/W1991398325","https://openalex.org/W2046817879","https://openalex.org/W2100023721","https://openalex.org/W2107566947","https://openalex.org/W2118567051","https://openalex.org/W2121190650","https://openalex.org/W2124085954","https://openalex.org/W2128100740","https://openalex.org/W2129212061","https://openalex.org/W2133355890","https://openalex.org/W2144888131","https://openalex.org/W2147198689","https://openalex.org/W2151393930","https://openalex.org/W2159301721","https://openalex.org/W2160968649","https://openalex.org/W2166777727","https://openalex.org/W2167138208","https://openalex.org/W2168209902","https://openalex.org/W2532934857","https://openalex.org/W4247409213","https://openalex.org/W6829579079"],"related_works":["https://openalex.org/W2362687133","https://openalex.org/W2356695127","https://openalex.org/W2379723447","https://openalex.org/W2356634767","https://openalex.org/W2366500017","https://openalex.org/W2381754230","https://openalex.org/W2388143409","https://openalex.org/W2388721831","https://openalex.org/W2501578203","https://openalex.org/W2113108952"],"abstract_inverted_index":{"CMOS":[0],"IC":[1,33],"test":[2,111],"targets":[3],"are":[4],"moving":[5],"markedly":[6],"with":[7,32],"each":[8],"nanometer":[9],"technology":[10],"node.":[11],"Relatively":[12],"stable":[13],"defects,":[14],"such":[15],"as":[16],"bridges":[17],"and":[18,105],"opens":[19],"endure,":[20],"but":[21],"their":[22,102],"detection":[23],"is":[24,77,86],"now":[25,65],"often":[26],"shrouded":[27],"in":[28,48,88],"a":[29,75,110],"noisy":[30],"environment":[31],"parameters":[34,49,72],"that":[35,56,100],"vary":[36],"widely":[37],"within":[38],"the":[39,94],"die,":[40],"from":[41,67],"die-to-die,":[42],"wafer-to-wafer,":[43],"or":[44],"lot-to-lot.":[45],"This":[46,91],"variance":[47],"introduces":[50],"new":[51],"concerns":[52],"over":[53],"failure":[54,98],"mechanisms":[55,99],"laid":[57],"mostly":[58],"dormant":[59],"for":[60],"previous":[61],"technologies.":[62],"ICs":[63],"can":[64],"fail":[66],"an":[68],"\"unlucky\"":[69],"distribution":[70],"of":[71,82],"even":[73],"though":[74],"defect":[76],"not":[78],"present.":[79],"Die-to-die":[80],"reordering":[81],"critical":[83],"timing":[84],"paths":[85],"seen":[87],"modern":[89],"ICs.":[90],"paper":[92],"uses":[93],"defect-based":[95],"approach":[96],"to":[97,108],"describes":[101],"electrical":[103],"properties":[104],"then":[106],"attempts":[107],"match":[109],"method.":[112]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}