{"id":"https://openalex.org/W1575685414","doi":"https://doi.org/10.1109/cicc.2003.1249468","title":"A fully-integrated 10.5 to 13.5 Gbps transceiver in 0.13 \u03bcm CMOS","display_name":"A fully-integrated 10.5 to 13.5 Gbps transceiver in 0.13 \u03bcm CMOS","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W1575685414","doi":"https://doi.org/10.1109/cicc.2003.1249468","mag":"1575685414"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108243576","display_name":"G. Miao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Miao","raw_affiliation_strings":["Multilink Technology Corporation, Somerset, NJ, USA","Multilink Technol. Corp., Somerset, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multilink Technology Corporation, Somerset, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Multilink Technol. Corp., Somerset, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109257409","display_name":"P. Ju","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Ju","raw_affiliation_strings":["Multilink Technology Corporation, Somerset, NJ, USA","Multilink Technol. Corp., Somerset, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multilink Technology Corporation, Somerset, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Multilink Technol. Corp., Somerset, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006360678","display_name":"David C. Ng","orcid":"https://orcid.org/0000-0001-9379-9322"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Ng","raw_affiliation_strings":["Multilink Technology Corporation, Somerset, NJ, USA","Multilink Technol. Corp., Somerset, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multilink Technology Corporation, Somerset, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Multilink Technol. Corp., Somerset, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014976292","display_name":"J.M. Khoury","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Khoury","raw_affiliation_strings":["Multilink Technology Corporation, Somerset, NJ, USA","Multilink Technol. Corp., Somerset, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multilink Technology Corporation, Somerset, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Multilink Technol. Corp., Somerset, NJ, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081178683","display_name":"K.R. Lakshmikumar","orcid":"https://orcid.org/0000-0001-7621-4177"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Lakshmikumar","raw_affiliation_strings":["Multilink Technology Corporation, Somerset, NJ, USA","Multilink Technol. Corp., Somerset, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Multilink Technology Corporation, Somerset, NJ, USA","institution_ids":[]},{"raw_affiliation_string":"Multilink Technol. Corp., Somerset, NJ, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6781,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70045903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"595","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8948767185211182},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.8468406200408936},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.799071729183197},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5330141186714172},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5048399567604065},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4951230585575104},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4672740697860718},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4605165719985962},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.41895735263824463},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36608701944351196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3240239918231964},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.31107932329177856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2778513431549072},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17392072081565857},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.17027786374092102}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8948767185211182},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.8468406200408936},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.799071729183197},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5330141186714172},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5048399567604065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4951230585575104},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4672740697860718},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4605165719985962},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.41895735263824463},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36608701944351196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3240239918231964},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.31107932329177856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2778513431549072},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17392072081565857},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.17027786374092102},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249468","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249468","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1503933700","https://openalex.org/W2120149445","https://openalex.org/W2142168410","https://openalex.org/W2163272875"],"related_works":["https://openalex.org/W4249165909","https://openalex.org/W2117255793","https://openalex.org/W2113805088","https://openalex.org/W1994021281","https://openalex.org/W3188388194","https://openalex.org/W2139484866","https://openalex.org/W4244023365","https://openalex.org/W4311591647","https://openalex.org/W4390195751","https://openalex.org/W4360897432"],"abstract_inverted_index":{"The":[0,12,34,72],"design":[1],"of":[2],"a":[3,15,37,42,83],"fully-integrated":[4],"10.5":[5],"to":[6,48],"13.5":[7],"Gbps":[8],"transceiver":[9,73],"is":[10],"presented.":[11],"chip":[13],"uses":[14,36],"half-rate":[16],"architecture":[17],"for":[18],"both":[19],"the":[20,32,60],"transmitter":[21],"and":[22,25,62,78],"receiver.":[23],"Duo-binary":[24],"electrical":[26],"RZ":[27],"pre-coding":[28],"are":[29],"implemented":[30],"in":[31,59,82],"transmitter.":[33],"receiver":[35],"high-gain":[38],"input":[39,53],"buffer":[40],"with":[41],"new":[43],"digital":[44,87],"offset":[45],"cancellation":[46],"technique":[47],"achieve":[49],"15":[50],"mVpp":[51],"differential":[52],"sensitivity.":[54],"Programmable":[55],"phase":[56],"tuning":[57],"capability":[58],"clock":[61],"data":[63,69],"recovery":[64],"(CDR)":[65],"loop":[66],"provides":[67],"optimum":[68],"sampling":[70],"instants.":[71],"occupies":[74],"8":[75],"mm/sup":[76],"2/":[77],"dissipates":[79],"1":[80],"W":[81],"0.13":[84],"/spl":[85],"mu/m":[86],"CMOS":[88],"process.":[89]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}