{"id":"https://openalex.org/W2130786994","doi":"https://doi.org/10.1109/cicc.2003.1249427","title":"Resistance ratio read (R/sup 3/) architecture for a burst operated 1.5V MRAM macro","display_name":"Resistance ratio read (R/sup 3/) architecture for a burst operated 1.5V MRAM macro","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2130786994","doi":"https://doi.org/10.1109/cicc.2003.1249427","mag":"2130786994"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249427","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111453901","display_name":"Teruhiko Inaba","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Inaba","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110273064","display_name":"K. Tsuchida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tsuchida","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111921651","display_name":"Tadahiko Sugibayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]},{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Sugibayashi","raw_affiliation_strings":["Silicon Systems Research Laboratories, NEC Corporation Limited, Kanagawa, Japan","SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Silicon Systems Research Laboratories, NEC Corporation Limited, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110117383","display_name":"S. Tahara","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]},{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Tahara","raw_affiliation_strings":["Silicon Systems Research Laboratories, NEC Corporation Limited, Kanagawa, Japan","SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Silicon Systems Research Laboratories, NEC Corporation Limited, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103439339","display_name":"H. Yoda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yoda","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111453901"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":1.3166,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81574902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"399","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.8848047256469727},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6052037477493286},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5722234845161438},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5186399817466736},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5143455266952515},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49354803562164307},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4872099757194519},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4837198555469513},{"id":"https://openalex.org/keywords/magnetic-storage","display_name":"Magnetic storage","score":0.4746026396751404},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4530007243156433},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4493454396724701},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.44916069507598877},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4378223419189453},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4313165545463562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4232056736946106},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2902597188949585},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2395961582660675},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19779258966445923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16578835248947144},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14272531867027283}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.8848047256469727},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6052037477493286},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5722234845161438},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5186399817466736},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5143455266952515},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49354803562164307},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4872099757194519},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4837198555469513},{"id":"https://openalex.org/C2778511666","wikidata":"https://www.wikidata.org/wiki/Q1364527","display_name":"Magnetic storage","level":2,"score":0.4746026396751404},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4530007243156433},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4493454396724701},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.44916069507598877},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4378223419189453},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4313165545463562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4232056736946106},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2902597188949585},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2395961582660675},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19779258966445923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16578835248947144},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14272531867027283},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249427","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1494871493","https://openalex.org/W1500273969","https://openalex.org/W1592298766","https://openalex.org/W6629903969","https://openalex.org/W6635610763"],"related_works":["https://openalex.org/W2949498821","https://openalex.org/W2544913214","https://openalex.org/W1964763691","https://openalex.org/W2163958441","https://openalex.org/W2002108625","https://openalex.org/W2015163736","https://openalex.org/W2533945318","https://openalex.org/W2583746550","https://openalex.org/W2148274083","https://openalex.org/W275527406"],"abstract_inverted_index":{"A":[0],"novel":[1],"resistance":[2,101],"ratio":[3,68],"read":[4,19,81,90,108],"(R/sup":[5],"3/)":[6],"architecture":[7,77,93,113],"for":[8],"a":[9,17,33,58,79,88,95],"magnetoresistive":[10],"random":[11,132],"access":[12,133],"memory":[13,34,142],"(MRAM),":[14],"which":[15,43,83],"realizes":[16],"burst":[18,89,129],"operation":[20],"and":[21,40,48,131],"higher":[22,96],"fluctuation":[23,97],"immunity":[24,98],"of":[25,37,69,87,99,124,140],"MTJ":[26,71,100],"resistance,":[27],"is":[28,55,64],"proposed.":[29],"In":[30],"this":[31],"architecture,":[32],"cell":[35,143],"consists":[36],"2":[38,41,70],"transistors":[39],"MTJs,":[42],"store":[44],"the":[45,49,67,85,104,111,117,122,125,128,138,141],"complementary":[46],"data,":[47],"intermediate":[50],"node":[51],"between":[52],"these":[53],"MTJs":[54],"connected":[56],"to":[57,66,120],"sense":[59],"amplifier.":[60],"The":[61,73],"readout":[62],"signal":[63,107],"proportional":[65],"resistances.":[72],"proposed":[74,112],"R/sup":[75],"3/":[76],"provides":[78],"simple":[80],"system":[82],"enables":[84],"introduction":[86],"mode.":[91],"This":[92],"has":[94],"compared":[102],"with":[103],"conventional":[105],"current":[106],"scheme.":[109],"Moreover,":[110],"can":[114],"easily":[115],"modify":[116],"macro":[118],"specification":[119],"satisfy":[121],"demands":[123],"customer,":[126],"because":[127],"length":[130],"time":[134],"are":[135],"adjustable":[136],"by":[137],"dimensions":[139],"array.":[144]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}