{"id":"https://openalex.org/W2131219199","doi":"https://doi.org/10.1109/cicc.2003.1249398","title":"A Verilog-A compact model for ESD protection NMOSTs","display_name":"A Verilog-A compact model for ESD protection NMOSTs","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2131219199","doi":"https://doi.org/10.1109/cicc.2003.1249398","mag":"2131219199"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100326050","display_name":"Junjun Li","orcid":"https://orcid.org/0000-0003-4351-5496"},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Junjun Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052840646","display_name":"S. Joshi","orcid":"https://orcid.org/0000-0001-7640-4050"},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Joshi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019748322","display_name":"Elyse Rosenbaum","orcid":"https://orcid.org/0000-0002-3919-9833"},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Rosenbaum","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Urbana-Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100326050"],"corresponding_institution_ids":["https://openalex.org/I157725225","https://openalex.org/I183874917"],"apc_list":null,"apc_paid":null,"fwci":1.3166,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81577493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"253","last_page":"256"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7132227420806885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809637546539307},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6698207855224609},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.6459493637084961},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6131910681724548},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6103250980377197},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.5846655964851379},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"System-level simulation","score":0.49769309163093567},{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"Electrostatic discharge","score":0.4972567856311798},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4295852482318878},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4152410626411438},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.2495734989643097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2267095446586609},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21120116114616394},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20375239849090576},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19265174865722656},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15502634644508362},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14347577095031738},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0892271101474762},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07571622729301453}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7132227420806885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809637546539307},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6698207855224609},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.6459493637084961},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6131910681724548},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6103250980377197},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.5846655964851379},{"id":"https://openalex.org/C2781207095","wikidata":"https://www.wikidata.org/wiki/Q24963836","display_name":"System-level simulation","level":2,"score":0.49769309163093567},{"id":"https://openalex.org/C205483674","wikidata":"https://www.wikidata.org/wiki/Q3574961","display_name":"Electrostatic discharge","level":3,"score":0.4972567856311798},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4295852482318878},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4152410626411438},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.2495734989643097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2267095446586609},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21120116114616394},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20375239849090576},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19265174865722656},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15502634644508362},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14347577095031738},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0892271101474762},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07571622729301453},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322670","display_name":"Tehran University of Medical Sciences and Health Services","ror":"https://ror.org/01c4pz451"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1500610364","https://openalex.org/W1573838220","https://openalex.org/W1580368590","https://openalex.org/W1589467559","https://openalex.org/W1592390510","https://openalex.org/W1951334154","https://openalex.org/W1991746275","https://openalex.org/W2068441986","https://openalex.org/W2106122091","https://openalex.org/W2110946402","https://openalex.org/W2130390619","https://openalex.org/W2136717010","https://openalex.org/W2141178999","https://openalex.org/W2162693667","https://openalex.org/W6635514589","https://openalex.org/W6640964193","https://openalex.org/W6648160057","https://openalex.org/W6667881942","https://openalex.org/W6680387381"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W4231001357","https://openalex.org/W2131024837","https://openalex.org/W2063218591","https://openalex.org/W4210326786","https://openalex.org/W2117342402","https://openalex.org/W2539742022"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2],"simulator-independent,":[3],"compact":[4],"model":[5,22],"of":[6],"the":[7,21],"ESD":[8],"protection":[9],"NMOST,":[10],"suitable":[11],"for":[12,20],"circuit-level":[13],"simulation.":[14,36],"The":[15],"Verilog-A":[16],"language":[17],"is":[18],"used":[19,43],"development.":[23],"Small-signal":[24],"and":[25,34],"large-signal":[26],"models":[27],"are":[28,42],"provided":[29],"to":[30,44],"ensure":[31],"accurate":[32],"ac":[33],"transient":[35],"Improved":[37],"avalanche":[38],"multiplication":[39],"factor":[40],"equations":[41],"avoid":[45],"convergence":[46],"problems.":[47]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}