{"id":"https://openalex.org/W2097814282","doi":"https://doi.org/10.1109/cicc.2003.1249397","title":"MCAST: an abstract-syntax-tree based model compiler for circuit simulation","display_name":"MCAST: an abstract-syntax-tree based model compiler for circuit simulation","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2097814282","doi":"https://doi.org/10.1109/cicc.2003.1249397","mag":"2097814282"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083468959","display_name":"Bo Wan","orcid":"https://orcid.org/0000-0002-3410-9560"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Wan","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012538142","display_name":"Bo Hu","orcid":"https://orcid.org/0000-0002-5256-505X"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.P. Hu","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033208887","display_name":"Lili Zhou","orcid":"https://orcid.org/0000-0001-8551-100X"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Zhou","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068256923","display_name":"Shi Chen","orcid":"https://orcid.org/0000-0001-5247-8119"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.-J.R. Shi","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA#TAB#","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083468959"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":6.056,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.96607073,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"249","last_page":"252"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8562257289886475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8513948917388916},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.708209216594696},{"id":"https://openalex.org/keywords/abstract-syntax-tree","display_name":"Abstract syntax tree","score":0.6454868316650391},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5689477324485779},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5345944762229919},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5300523638725281},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.449510395526886},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.44563955068588257},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.39774560928344727},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3765100836753845},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33047205209732056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31159764528274536},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.2073947787284851},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16124847531318665}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8562257289886475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8513948917388916},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.708209216594696},{"id":"https://openalex.org/C58646249","wikidata":"https://www.wikidata.org/wiki/Q127380","display_name":"Abstract syntax tree","level":3,"score":0.6454868316650391},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5689477324485779},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5345944762229919},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5300523638725281},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.449510395526886},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.44563955068588257},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.39774560928344727},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3765100836753845},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33047205209732056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31159764528274536},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.2073947787284851},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16124847531318665}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249397","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W26080743","https://openalex.org/W41482027","https://openalex.org/W1745965231","https://openalex.org/W2026489528","https://openalex.org/W2129149437","https://openalex.org/W2140786365","https://openalex.org/W2142698152","https://openalex.org/W2146476731","https://openalex.org/W2156191976"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2111408175","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2376018793","https://openalex.org/W2548456620","https://openalex.org/W2911649771","https://openalex.org/W2148697719","https://openalex.org/W2070083638"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"MCAST:":[3],"a":[4,66],"model":[5,86,92],"compiler":[6],"-":[7,13],"based":[8],"on":[9],"abstract":[10],"syntax":[11],"trees":[12],"that":[14,33,84],"reads":[15],"compact":[16],"device":[17,29,56],"models":[18],"described":[19],"in":[20,31,63,97],"high-level":[21],"languages":[22],"VHDL-AMS/Verilog-AMS":[23],"and":[24,61,80],"automatically":[25],"generates":[26],"the":[27,48,51,75],"simulator":[28],"code":[30,87],"C":[32],"can":[34],"be":[35],"directly":[36],"linked":[37],"with":[38],"existing":[39,91],"circuit":[40],"simulators":[41],"such":[42],"as":[43],"SPICE3.":[44],"We":[45],"report,":[46],"for":[47],"first":[49],"time,":[50],"successful":[52],"implementation":[53],"of":[54,68,85,106],"industry-grade":[55],"models,":[57,103],"including":[58],"EKV,":[59],"BSIM,":[60],"BSIM-SOI,":[62],"VHDL-AMS/Verilog-AMS.":[64],"For":[65],"set":[67],"industry":[69],"test":[70],"circuits,":[71],"MCAST":[72],"yields":[73],"exactly":[74],"same":[76],"simulation":[77],"results":[78],"as,":[79],"comparable":[81],"speed":[82],"to,":[83],"implemented":[88],"manually,":[89],"while":[90],"compilers":[93],"are":[94],"either":[95],"limited":[96],"scope,":[98],"restricted":[99],"to":[100],"very":[101],"simple":[102],"or":[104],"orders":[105],"magnitude":[107],"slower":[108],"than":[109],"manual":[110],"implementations.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}