{"id":"https://openalex.org/W2163554051","doi":"https://doi.org/10.1109/cicc.2003.1249363","title":"A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os","display_name":"A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os","publication_year":2004,"publication_date":"2004-02-03","ids":{"openalex":"https://openalex.org/W2163554051","doi":"https://doi.org/10.1109/cicc.2003.1249363","mag":"2163554051"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109347125","display_name":"Hiok-Tiaq Ng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hiok-Tiaq Ng","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089002207","display_name":"M.-J.E. Lee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.-J.E. Lee","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077462467","display_name":"R. Farjad-Rad","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Farjad-Rad","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047209812","display_name":"R. Senthinathan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Senthinathan","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084342236","display_name":"William J. Dally","orcid":"https://orcid.org/0000-0003-4632-2876"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Dally","raw_affiliation_strings":["University of Stanford, Stanford, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009875578","display_name":"An Nguyen","orcid":"https://orcid.org/0000-0003-2787-7534"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Nguyen","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111023391","display_name":"R. Rathi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Rathi","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109172662","display_name":"Thomas H. Greer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Greer","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087355604","display_name":"John W. Poulton","orcid":"https://orcid.org/0000-0002-1722-7637"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Poulton","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111959348","display_name":"J.H. Edmondson","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Edmondson","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046127893","display_name":"J. Tran","orcid":"https://orcid.org/0009-0004-6461-7672"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Tran","raw_affiliation_strings":["Velio Communications, Inc., Milpitas, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Velio Communications, Inc., Milpitas, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6781,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74385398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8601424694061279},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8081601858139038},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6913304924964905},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.6807679533958435},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.576016366481781},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.444538414478302},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4126926362514496},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38881224393844604},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.34584668278694153},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3306862711906433},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3208988308906555},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.31884652376174927},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.26153478026390076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2446047067642212},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21646150946617126}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8601424694061279},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8081601858139038},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6913304924964905},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.6807679533958435},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.576016366481781},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.444538414478302},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4126926362514496},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38881224393844604},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.34584668278694153},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3306862711906433},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3208988308906555},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.31884652376174927},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.26153478026390076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2446047067642212},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21646150946617126},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2003.1249363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2086336002","https://openalex.org/W2114953806","https://openalex.org/W2119440008","https://openalex.org/W2126159061","https://openalex.org/W2134899771","https://openalex.org/W2143232235","https://openalex.org/W2146890789","https://openalex.org/W4250019252"],"related_works":["https://openalex.org/W2054844037","https://openalex.org/W2107482880","https://openalex.org/W2119823365","https://openalex.org/W2039899645","https://openalex.org/W2371342700","https://openalex.org/W2327110311","https://openalex.org/W2363059241","https://openalex.org/W3215187042","https://openalex.org/W266342242","https://openalex.org/W2100439961"],"abstract_inverted_index":{"A":[0,21],"0.622-8":[1],"Gb/s":[2],"CDR":[3,67],"circuit":[4],"using":[5],"injection":[6,23,51],"locking":[7],"for":[8],"jitter":[9,85],"suppression":[10],"and":[11],"phase":[12,38],"interpolation":[13],"in":[14],"high":[15],"bandwidth":[16],"SOC":[17],"solutions":[18],"is":[19,27,79,86],"described.":[20],"slave":[22],"locked":[24,28],"oscillator":[25],"(SILO)":[26],"to":[29],"a":[30,36,93],"tracking":[31],"aperture-multiplying":[32],"DLL":[33],"(TA-MDLL)":[34],"via":[35],"coarse":[37],"selection":[39],"MUX.":[40],"For":[41],"the":[42,50,54,58],"fine":[43],"timing":[44],"vernier,":[45],"an":[46],"interpolator":[47],"DAC":[48],"controls":[49],"strength":[52],"of":[53],"MUX":[55],"output":[56],"into":[57],"SILO.":[59],"This":[60],"1.2":[61],"V":[62],"0.13":[63],"/spl":[64],"mu/m":[65],"CMOS":[66],"consumes":[68],"33":[69],"mW":[70],"at":[71,92],"8":[72],"Gb/s.":[73],"Die":[74],"area,":[75],"including":[76],"voltage":[77],"regulator,":[78],"0.08":[80],"mm/sup":[81],"2/.":[82],"Recovered":[83],"clock":[84],"6.9":[87],"ps":[88,90],"rms/49.3":[89],"peak-to-peak":[91],"200":[94],"ppm":[95],"bitrate":[96],"offset.":[97]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}