{"id":"https://openalex.org/W2154356865","doi":"https://doi.org/10.1109/cicc.2003.1249360","title":"Architecture of datapath-oriented coarse-grain logic and routing for FPGAs","display_name":"Architecture of datapath-oriented coarse-grain logic and routing for FPGAs","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W2154356865","doi":"https://doi.org/10.1109/cicc.2003.1249360","mag":"2154356865"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2003.1249360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091510561","display_name":"A. Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","University of Toronto, Toronto, ON, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, ON, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079828416","display_name":"Lorenzo David","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"L. David","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091510561"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.3041,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88611792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9946316480636597},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8347780108451843},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.785712480545044},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7114716172218323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6718724370002747},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5787204504013062},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48454537987709045},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47785255312919617},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46270138025283813},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.4215432107448578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40269213914871216},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3898473083972931},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12582546472549438},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07362094521522522},{"id":"https://openalex.org/keywords/geography","display_name":"Geography","score":0.06701382994651794}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9946316480636597},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8347780108451843},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.785712480545044},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7114716172218323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6718724370002747},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5787204504013062},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48454537987709045},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47785255312919617},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46270138025283813},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.4215432107448578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40269213914871216},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3898473083972931},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12582546472549438},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07362094521522522},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.06701382994651794},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2003.1249360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2003.1249360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.278","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/cicc2003_Final.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1481821439","https://openalex.org/W1523051745","https://openalex.org/W1597088765","https://openalex.org/W1998449406","https://openalex.org/W2076639376","https://openalex.org/W2083781912","https://openalex.org/W2104449965","https://openalex.org/W2104615680","https://openalex.org/W2125990954","https://openalex.org/W2137686989","https://openalex.org/W2140888728","https://openalex.org/W2165972132","https://openalex.org/W2220804834","https://openalex.org/W4233403045","https://openalex.org/W4253580501","https://openalex.org/W6671466422"],"related_works":["https://openalex.org/W2152513544","https://openalex.org/W2159103767","https://openalex.org/W2121367602","https://openalex.org/W2119748374","https://openalex.org/W2114514951","https://openalex.org/W1922599229","https://openalex.org/W1972393920","https://openalex.org/W1996820488","https://openalex.org/W2098419840","https://openalex.org/W1966764473"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,39],"propose":[4],"a":[5,26,34],"new":[6],"datapath-oriented":[7,30,75],"FPGA":[8,72],"architecture":[9,51,76],"that":[10,49],"utilizes":[11],"coarse-grain":[12],"logic":[13],"and":[14,33],"routing":[15,64],"resources":[16],"to":[17,59,70,82],"increase":[18],"the":[19,50,53,62,84],"area":[20,55,81],"efficiency":[21,56],"of":[22,28,36,43,61],"datapath":[23,37],"circuits.":[24,86],"Using":[25],"set":[27,35],"custom-built":[29],"CAD":[31],"tools":[32],"benchmarks,":[38],"investigated":[40],"several":[41],"variants":[42],"our":[44,74],"proposed":[45],"architecture.":[46],"We":[47],"found":[48],"achieves":[52],"highest":[54],"when":[57],"40%":[58],"50%":[60],"total":[63],"tracks":[65],"are":[66],"coarse-grain.":[67],"Furthermore,":[68],"compared":[69],"conventional":[71],"architectures,":[73],"uses":[77],"about":[78],"10%":[79],"less":[80],"implement":[83],"same":[85]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}