{"id":"https://openalex.org/W2119933668","doi":"https://doi.org/10.1109/cicc.2002.1012829","title":"System-on-chip (SoC) requires IC and package co-design and co-verification","display_name":"System-on-chip (SoC) requires IC and package co-design and co-verification","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2119933668","doi":"https://doi.org/10.1109/cicc.2002.1012829","mag":"2119933668"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012850729","display_name":"Anna Fontanelli","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"A. Fontanelli","raw_affiliation_strings":["STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018403316","display_name":"S. Arrigoni","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"S. Arrigoni","raw_affiliation_strings":["STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003591651","display_name":"D. Raccagni","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"D. Raccagni","raw_affiliation_strings":["STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037073419","display_name":"Matthew S. Rosin","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"M. Rosin","raw_affiliation_strings":["STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central Research and Development Design Automation, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central R&D Design Autom., STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7231,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84482425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"319","last_page":"322"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5926246643066406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5673947930335999},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.54609215259552},{"id":"https://openalex.org/keywords/pace","display_name":"Pace","score":0.5177192091941833},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5004944801330566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5002400875091553},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4639539122581482},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.4619576930999756},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4405294358730316},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4157432019710541},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3906717300415039},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3723590075969696},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.37067246437072754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2938827872276306},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16923418641090393},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12627649307250977}],"concepts":[{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5926246643066406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5673947930335999},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.54609215259552},{"id":"https://openalex.org/C2777526511","wikidata":"https://www.wikidata.org/wiki/Q691543","display_name":"Pace","level":2,"score":0.5177192091941833},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5004944801330566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5002400875091553},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4639539122581482},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.4619576930999756},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4405294358730316},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4157432019710541},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3906717300415039},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3723590075969696},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.37067246437072754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2938827872276306},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16923418641090393},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12627649307250977},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2157089032"],"related_works":["https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W1514705535","https://openalex.org/W2045647383","https://openalex.org/W2080428035","https://openalex.org/W2559043217","https://openalex.org/W3198354237","https://openalex.org/W3011978806","https://openalex.org/W2536819812","https://openalex.org/W2386416180"],"abstract_inverted_index":{"The":[0,67],"accelerating":[1],"pace":[2],"of":[3,17,55,58,69,78,113,117,127],"the":[4,53,76,111,125,128],"technology":[5],"race":[6],"towards":[7],"more":[8,61,65,89],"complex":[9],"integrated":[10],"systems":[11],"is":[12,74],"leading":[13],"to":[14,32,52,99],"a":[15,93,107,114,121],"series":[16],"drawbacks:":[18],"awfully":[19],"high":[20],"pin-count":[21],"and":[22,27,36,63,80,83,90,120,130],"clock-speed,":[23],"increasing":[24],"mask":[25],"costs":[26],"wafer":[28],"yield":[29],"issues":[30],"due":[31],"mixing":[33],"device":[34],"technologies,":[35],"unachievable":[37],"time-to-market.":[38],"In":[39],"recent":[40],"years,":[41],"major":[42,122],"breakthroughs":[43],"have":[44,50],"occurred":[45],"in":[46,109,124],"packaging":[47],"technology,":[48],"which":[49,85],"led":[51],"industrialization":[54],"several":[56],"kinds":[57],"new":[59,115],"packages,":[60],"powerful,":[62],"yet":[64],"flexible.":[66],"combination":[68],"these":[70],"two":[71],"technological":[72],"trends":[73],"driving":[75],"evolution":[77],"IC":[79],"package":[81],"design":[82],"verification,":[84],"must":[86],"be":[87,100],"considered,":[88],"more,":[91],"as":[92],"single":[94],"whole.":[95],"For":[96],"this":[97],"evolution,":[98],"successful,":[101],"however,":[102],"three":[103],"ingredients":[104],"are":[105],"required:":[106],"change":[108],"methodology,":[110],"availability":[112],"category":[116],"EDA":[118],"tools,":[119],"shift":[123],"profile":[126],"designers":[129],"engineers":[131],"involved.":[132]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}