{"id":"https://openalex.org/W2147323429","doi":"https://doi.org/10.1109/cicc.2002.1012782","title":"A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)","display_name":"A new reduced clock-swing flip-flop: NAND-type keeper flip-flop (NDKFF)","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2147323429","doi":"https://doi.org/10.1109/cicc.2002.1012782","mag":"2147323429"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081794273","display_name":"M. Tokumasu","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Tokumasu","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025796991","display_name":"Hiroshige Fujii","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Fujii","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002920846","display_name":"M. Ohta","orcid":"https://orcid.org/0000-0001-7870-564X"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ohta","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110349757","display_name":"T. Fuse","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Fuse","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079439720","display_name":"A. Kameyama","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kameyama","raw_affiliation_strings":["Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate Research & Development Center, Toshiba Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Corporate Res. & Dev. Center, Toshiba Corp., Kanagawa, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":1.7231,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8507985,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.9467376470565796},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7466576099395752},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6952725648880005},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6388192176818848},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6138592958450317},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.5693885684013367},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48942986130714417},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4302864670753479},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3994693458080292},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3356131911277771},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32514500617980957},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2602958083152771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24997487664222717},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19769799709320068}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.9467376470565796},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7466576099395752},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6952725648880005},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6388192176818848},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6138592958450317},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.5693885684013367},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48942986130714417},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4302864670753479},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3994693458080292},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3356131911277771},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32514500617980957},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2602958083152771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24997487664222717},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19769799709320068},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W67287898","https://openalex.org/W2137616964","https://openalex.org/W2138274593","https://openalex.org/W2170265438","https://openalex.org/W2172290836","https://openalex.org/W2790915529","https://openalex.org/W3142563463","https://openalex.org/W6602746803","https://openalex.org/W6680235823","https://openalex.org/W6680929928"],"related_works":["https://openalex.org/W221087158","https://openalex.org/W2915471777","https://openalex.org/W318263151","https://openalex.org/W3032425875","https://openalex.org/W1967921351","https://openalex.org/W2013870538","https://openalex.org/W2413132533","https://openalex.org/W2032201261","https://openalex.org/W2501260229","https://openalex.org/W2733322820"],"abstract_inverted_index":{"A":[0],"new":[1],"reduced":[2,16],"clock-swing":[3,17],"flip-flop,":[4,47],"named":[5],"NAND-type":[6],"Keeper":[7],"Flip-Flop":[8],"(NDKFF)":[9],"is":[10,73],"proposed.":[11],"Compared":[12,43],"with":[13,44],"other":[14],"conventional":[15,78],"flip-flops":[18],"such":[19],"as":[20],"HSFF":[21],"and":[22,53],"RCSFF,":[23],"NDKFF":[24],"features":[25],"a":[26],"simple":[27],"configuration,":[28],"which":[29],"does":[30,37],"not":[31,38],"have":[32,39],"additional":[33,40],"clock":[34],"drivers":[35],"or":[36],"nand/or":[41],"p-wells.":[42],"the":[45,50,56,62],"hybrid-latch":[46],"52%":[48],"of":[49,55,64,77],"flip-flop":[51],"power":[52,58],"64%":[54],"clocking":[57],"are":[59],"saved":[60],"in":[61],"case":[63],"0.25":[65],"/spl":[66],"mu/m":[67],"CMOS":[68],"technology.":[69],"Moreover":[70],"CLK-to-Q":[71],"delay":[72],"comparable":[74],"to":[75],"that":[76],"C2MOS-type":[79],"master-slave":[80],"flip-flop.":[81]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}