{"id":"https://openalex.org/W2138867958","doi":"https://doi.org/10.1109/cicc.2002.1012769","title":"An FPGA based move generator for the game of chess","display_name":"An FPGA based move generator for the game of chess","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2138867958","doi":"https://doi.org/10.1109/cicc.2002.1012769","mag":"2138867958"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068027997","display_name":"Marc Boul\u00e9","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Boule","raw_affiliation_strings":["McGill University, Montreal, Canada","McGill Univ., Montreal, Que., , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill Univ., Montreal, Que., , Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":null,"display_name":"Z. Zilic","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Z. Zilic","raw_affiliation_strings":["McGill University, Montreal, Canada","McGill Univ., Montreal, Que., , Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"McGill Univ., Montreal, Que., , Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.2554,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.5362657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11574","display_name":"Artificial Intelligence in Games","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11574","display_name":"Artificial Intelligence in Games","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11197","display_name":"Digital Games and Media","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/3312","display_name":"Sociology and Political Science"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T11439","display_name":"Video Analysis and Summarization","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8983805179595947},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.787123441696167},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7239729762077332},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.7193335294723511},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.648717999458313},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6380575299263},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6267274022102356},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5915480852127075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5513069033622742},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5027627944946289},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4855220317840576},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47172632813453674},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4712315797805786},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45070526003837585},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.43241631984710693},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40913480520248413},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32277172803878784},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1118907630443573},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06830722093582153}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8983805179595947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.787123441696167},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7239729762077332},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.7193335294723511},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.648717999458313},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6380575299263},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6267274022102356},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5915480852127075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5513069033622742},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5027627944946289},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4855220317840576},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47172632813453674},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4712315797805786},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45070526003837585},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.43241631984710693},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40913480520248413},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32277172803878784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1118907630443573},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06830722093582153},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2002.1012769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace2.etsmtl.ca:25635","is_oa":false,"landing_page_url":"https://espace2.etsmtl.ca/id/eprint/25635/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402392","display_name":"Espace \u00c9TS (ETS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1341030882","host_organization_name":"Educational Testing Service","host_organization_lineage":["https://openalex.org/I1341030882"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Compte rendu de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1990015116","https://openalex.org/W2087562299","https://openalex.org/W2102651510","https://openalex.org/W2118690883","https://openalex.org/W2494797516","https://openalex.org/W3022656648","https://openalex.org/W4237894831"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2003435315","https://openalex.org/W3023652529","https://openalex.org/W4379115868","https://openalex.org/W2134697552","https://openalex.org/W2139569078","https://openalex.org/W2149339590","https://openalex.org/W4252227487","https://openalex.org/W2125458961","https://openalex.org/W2063686821"],"abstract_inverted_index":{"This":[0],"paper":[1],"details":[2],"the":[3],"architecture":[4],"of":[5],"an":[6],"FPGA":[7,36],"chess-move":[8],"generator.":[9,18],"The":[10,19],"design":[11,28],"is":[12],"based":[13,39],"on":[14],"Deep":[15],"Blue's":[16],"move":[17],"inherent":[20],"differences":[21],"between":[22],"ASICs":[23],"and":[24,44],"FPGAs":[25],"imply":[26],"many":[27],"changes.":[29],"We":[30],"present":[31],"improvements":[32],"that":[33],"exploit":[34],"important":[35],"features":[37],"(lookup-table":[38],"logic,":[40],"routing":[41],"resources,":[42],"distributed":[43],"block":[45],"RAM).":[46]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}