{"id":"https://openalex.org/W2164110554","doi":"https://doi.org/10.1109/cicc.2002.1012765","title":"An architecture for a programmable mixed-signal device","display_name":"An architecture for a programmable mixed-signal device","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2164110554","doi":"https://doi.org/10.1109/cicc.2002.1012765","mag":"2164110554"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027627109","display_name":"M.F. Mar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Mar","raw_affiliation_strings":["Cypress MicroSystems, Inc., Bothell, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cypress MicroSystems, Inc., Bothell, WA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044782924","display_name":"B. Sullam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Sullam","raw_affiliation_strings":["Cypress MicroSystems, Inc., Bothell, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cypress MicroSystems, Inc., Bothell, WA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070415613","display_name":"Eric Blom","orcid":"https://orcid.org/0000-0002-6226-0903"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Blom","raw_affiliation_strings":["Cypress MicroSystems, Inc., Bothell, WA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cypress MicroSystems, Inc., Bothell, WA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1749,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53741968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.687416672706604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6695469617843628},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.6188561916351318},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.6074630618095398},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.5742737650871277},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5547371506690979},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5440601110458374},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5183033347129822},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5150575637817383},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5108792185783386},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5039085745811462},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.49732378125190735},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.48328879475593567},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4812900125980377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4751277565956116},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4602895975112915},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.430820494890213},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4306579828262329},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23158910870552063},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.22711226344108582},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21574097871780396},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07327571511268616}],"concepts":[{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.687416672706604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6695469617843628},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.6188561916351318},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.6074630618095398},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.5742737650871277},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5547371506690979},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5440601110458374},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5183033347129822},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5150575637817383},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5108792185783386},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5039085745811462},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.49732378125190735},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.48328879475593567},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4812900125980377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4751277565956116},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4602895975112915},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.430820494890213},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4306579828262329},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23158910870552063},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.22711226344108582},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21574097871780396},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07327571511268616},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1984856645","https://openalex.org/W2023575716","https://openalex.org/W2128917776","https://openalex.org/W4229794591"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W2014165129","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W2466591189","https://openalex.org/W4389045693","https://openalex.org/W2054740893"],"abstract_inverted_index":{"An":[0],"architecture":[1],"for":[2],"one":[3],"of":[4,51],"the":[5],"first":[6],"mixed-signal":[7],"field-programmable":[8],"system-on-a-chip":[9],"(FPSOC)":[10],"is":[11],"presented.":[12],"The":[13],"FPSOC":[14],"integrates":[15],"a":[16,48],"24-MHz":[17],"8-bit":[18],"microcontroller,":[19],"flash":[20],"memory,":[21],"SRAM,":[22],"programmable":[23],"analog":[24,39],"and":[25,28,40],"digital":[26,41],"blocks,":[27],"on-chip":[29],"clock":[30],"generation.":[31],"Programmable":[32],"interconnect":[33],"has":[34],"been":[35],"designed":[36],"to":[37,43,46],"allow":[38],"blocks":[42],"be":[44],"combined":[45],"form":[47],"wide":[49],"variety":[50],"functional":[52],"modules.":[53]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}