{"id":"https://openalex.org/W1941797720","doi":"https://doi.org/10.1109/cicc.2002.1012762","title":"Integration and system design trends of ADSL analog front ends and hybrid line interfaces","display_name":"Integration and system design trends of ADSL analog front ends and hybrid line interfaces","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1941797720","doi":"https://doi.org/10.1109/cicc.2002.1012762","mag":"1941797720"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101537380","display_name":"Sang\u2010Soo Lee","orcid":"https://orcid.org/0000-0001-5896-6471"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sang-Soo Lee","raw_affiliation_strings":["Broadband Access Division, LSI Logic, San Jose, CA, USA","Broadband Access Div., LSI Logic, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Broadband Access Division, LSI Logic, San Jose, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Broadband Access Div., LSI Logic, San Jose, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5101537380"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asymmetric-digital-subscriber-line","display_name":"Asymmetric digital subscriber line","score":0.9901140928268433},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.792913556098938},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.744794487953186},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.697799026966095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6159853935241699},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5043290853500366},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4835779070854187},{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.4761338531970978},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.47152432799339294},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4707993268966675},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.43724754452705383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28700923919677734},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2615275979042053},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1553771197795868},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.08968615531921387}],"concepts":[{"id":"https://openalex.org/C183512234","wikidata":"https://www.wikidata.org/wiki/Q161618","display_name":"Asymmetric digital subscriber line","level":3,"score":0.9901140928268433},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.792913556098938},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.744794487953186},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.697799026966095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6159853935241699},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5043290853500366},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4835779070854187},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4761338531970978},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.47152432799339294},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4707993268966675},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.43724754452705383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28700923919677734},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2615275979042053},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1553771197795868},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.08968615531921387},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012762","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012762","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1522605745","https://openalex.org/W1532743507","https://openalex.org/W1537960262","https://openalex.org/W1581276930","https://openalex.org/W2110870258","https://openalex.org/W2126153989","https://openalex.org/W2143624904","https://openalex.org/W2143854444","https://openalex.org/W2159412739","https://openalex.org/W2167360954","https://openalex.org/W2168149774","https://openalex.org/W2168906124","https://openalex.org/W2175167529","https://openalex.org/W2181184150","https://openalex.org/W2272462876","https://openalex.org/W4237282970","https://openalex.org/W6631539378","https://openalex.org/W6631953877","https://openalex.org/W6681014315"],"related_works":["https://openalex.org/W136614221","https://openalex.org/W1015892807","https://openalex.org/W2145231893","https://openalex.org/W2382243467","https://openalex.org/W1483397378","https://openalex.org/W1565888196","https://openalex.org/W2537889837","https://openalex.org/W2186755616","https://openalex.org/W3144946090","https://openalex.org/W2110870258"],"abstract_inverted_index":{"System":[0],"optimization":[1],"of":[2,35,57],"the":[3,36,39,84],"Analog":[4],"Front":[5],"End":[6],"(AFE)":[7],"and":[8,21,49,61,74,88],"hybrid":[9,50],"line":[10,47,75],"interface":[11],"is":[12],"a":[13,32,58,94],"key":[14],"contributor":[15],"in":[16,43],"achieving":[17],"high":[18],"data":[19],"rate":[20],"long":[22],"reach":[23],"for":[24,65,93],"Asymmetric":[25],"Digital":[26],"Subscriber":[27],"Line":[28,71],"(ADSL)":[29],"modems.":[30],"Following":[31],"brief":[33],"review":[34],"ADSL":[37,97],"system,":[38],"basic":[40],"building":[41],"blocks":[42],"an":[44],"AFE,":[45],"analog":[46],"interface,":[48],"matching":[51],"issues":[52,78],"are":[53,68,79,104],"introduced.":[54],"Integration":[55],"trends":[56],"single-channel":[59],"AFE":[60,67],"circuit":[62],"design":[63,77,91],"challenges":[64,92],"multi-channel":[66],"then":[69],"presented.":[70],"driver":[72],"technologies":[73],"receiver":[76],"discussed":[80],"with":[81,100],"emphasis":[82],"on":[83],"tradeoff":[85],"between":[86],"noise":[87],"linearity.":[89],"Finally,":[90],"highly":[95],"integrated":[96],"modem":[98],"chipset":[99],"minimal":[101],"external":[102],"components":[103],"addressed.":[105]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}