{"id":"https://openalex.org/W2130235218","doi":"https://doi.org/10.1109/cicc.2002.1012759","title":"A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization","display_name":"A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2130235218","doi":"https://doi.org/10.1109/cicc.2002.1012759","mag":"2130235218"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110833741","display_name":"Kanad Chakraborty","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Chakraborty","raw_affiliation_strings":["Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103564948","display_name":"David E. Long","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.E. Long","raw_affiliation_strings":["Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061342066","display_name":"J.P. Fishburn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.P. Fishburn","raw_affiliation_strings":["Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Principles Research Department, Agere Systems, Murray Hill, NJ, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110384490","display_name":"K. Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113330","display_name":"Integrity Systems (United States)","ror":"https://ror.org/023n14c26","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Singhal","raw_affiliation_strings":["Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA, USA","institution_ids":["https://openalex.org/I4210113330"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101542606","display_name":"Lun Ye","orcid":"https://orcid.org/0000-0002-5372-4470"},"institutions":[{"id":"https://openalex.org/I4210113330","display_name":"Integrity Systems (United States)","ror":"https://ror.org/023n14c26","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lun Ye","raw_affiliation_strings":["Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA","institution_ids":["https://openalex.org/I4210113330"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073327386","display_name":"C. Ortiz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113330","display_name":"Integrity Systems (United States)","ror":"https://ror.org/023n14c26","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113330"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Ortiz","raw_affiliation_strings":["Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Signal Integrity and Interconnect Analysis, Agere Systems, Allentown, PA, USA","institution_ids":["https://openalex.org/I4210113330"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.28295503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"144","issue":null,"first_page":"23","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.799121618270874},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.7382766008377075},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.69394850730896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6562508940696716},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.6057273149490356},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4556782841682434},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4223412871360779},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4059930145740509},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3655281364917755},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2122567892074585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18276047706604004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1624687910079956}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.799121618270874},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.7382766008377075},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.69394850730896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6562508940696716},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6057273149490356},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4556782841682434},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4223412871360779},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4059930145740509},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3655281364917755},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2122567892074585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18276047706604004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1624687910079956},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1998133603","https://openalex.org/W2078270208","https://openalex.org/W2110811521","https://openalex.org/W2112469645","https://openalex.org/W2135909609","https://openalex.org/W2150540901","https://openalex.org/W2160171019","https://openalex.org/W2160252016","https://openalex.org/W4232808486"],"related_works":["https://openalex.org/W2289987414","https://openalex.org/W2386114299","https://openalex.org/W2060249924","https://openalex.org/W2027050626","https://openalex.org/W2392947412","https://openalex.org/W2949851887","https://openalex.org/W2376421566","https://openalex.org/W2108950548","https://openalex.org/W4321844105","https://openalex.org/W2545693558"],"abstract_inverted_index":{"Buffer":[0],"insertion":[1,19,66],"can":[2,32],"be":[3,33],"used":[4],"very":[5],"successfully":[6],"for":[7,48,60,67],"mitigation":[8],"of":[9,17,27],"crosstalk":[10,30],"noise":[11,68],"while":[12],"simultaneously":[13],"optimizing":[14],"the":[15,18,21],"effect":[16],"on":[20],"path":[22],"delay.":[23],"A":[24],"vast":[25],"majority":[26],"nets":[28],"with":[29,64],"problems":[31],"fixed":[34],"by":[35],"adding":[36],"only":[37],"a":[38,49,57],"few":[39],"buffers.":[40],"This":[41,54],"causes":[42],"negligible":[43],"place-and-route":[44],"perturbations":[45],"and":[46,69],"allows":[47],"convergent":[50],"noise-loop":[51],"closure":[52],"methodology.":[53],"paper":[55],"presents":[56],"novel":[58],"algorithm":[59],"combining":[61],"signal-integrity":[62],"analysis":[63],"buffer":[65],"delay":[70],"optimization":[71],"after":[72],"place-and-route.":[73]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}