{"id":"https://openalex.org/W2149518767","doi":"https://doi.org/10.1109/cicc.2002.1012755","title":"Reconfigurable logic in SoC systems","display_name":"Reconfigurable logic in SoC systems","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2149518767","doi":"https://doi.org/10.1109/cicc.2002.1012755","mag":"2149518767"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2002.1012755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017309065","display_name":"Jack Greenbaum","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162521","display_name":"CreoNex Systems (United States)","ror":"https://ror.org/05vd41376","country_code":"US","type":"company","lineage":["https://openalex.org/I4210162521"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Greenbaum","raw_affiliation_strings":["Chameleon Systems, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chameleon Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I4210162521"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5017309065"],"corresponding_institution_ids":["https://openalex.org/I4210162521"],"apc_list":null,"apc_paid":null,"fwci":3.2544,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.92247861,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7628360986709595},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6587806940078735},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6416475772857666},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5826011896133423},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.58006751537323},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5575950145721436},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5534025430679321},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5491594672203064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5479646921157837},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5397881269454956},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46370038390159607},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46294036507606506},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45755258202552795},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44712668657302856},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.43991583585739136},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4205717146396637},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.41826918721199036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22079628705978394},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2204325795173645},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11212098598480225}],"concepts":[{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7628360986709595},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6587806940078735},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6416475772857666},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5826011896133423},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.58006751537323},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5575950145721436},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5534025430679321},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5491594672203064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5479646921157837},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5397881269454956},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46370038390159607},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46294036507606506},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45755258202552795},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44712668657302856},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.43991583585739136},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4205717146396637},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.41826918721199036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22079628705978394},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2204325795173645},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11212098598480225},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2002.1012755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2002.1012755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1595904496","https://openalex.org/W6635780974"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W3022525969","https://openalex.org/W1904803855","https://openalex.org/W4389045693","https://openalex.org/W133576369","https://openalex.org/W2054740893","https://openalex.org/W1486319300"],"abstract_inverted_index":{"Reconfigurable":[0],"logic,":[1,64],"that":[2],"is":[3,40],"digital":[4],"circuits":[5],"with":[6],"run-time":[7],"programmable":[8,33],"interconnect":[9],"and":[10,30,68],"logic":[11,39],"operations,":[12],"are":[13],"now":[14],"appearing":[15],"as":[16,31],"blocks":[17,34],"in":[18,35,42,53],"commercial":[19],"system-on-a-chip":[20],"(SoC)":[21],"ICs.":[22],"Available":[23],"both":[24],"for":[25],"integration":[26],"on":[27],"custom":[28],"SoCs":[29,58],"user":[32],"off-the-shelf":[36],"products,":[37],"reconfigurable":[38],"used":[41],"a":[43,45],"wide":[44],"variety":[46],"of":[47],"roles":[48,61],"which":[49,57],"mirror":[50],"its":[51],"use":[52],"the":[54],"board-level":[55],"systems":[56],"replace.":[59],"These":[60],"include":[62],"glue":[63],"I/O":[65],"protocol":[66],"machines,":[67],"high-speed":[69],"computation.":[70]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}