{"id":"https://openalex.org/W2586486529","doi":"https://doi.org/10.1109/cicc.2000.852666","title":"A 1.8-V embedded 18-Mb DRAM macro with a 9-ns RAS access time and memory cell efficiency of 33%","display_name":"A 1.8-V embedded 18-Mb DRAM macro with a 9-ns RAS access time and memory cell efficiency of 33%","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W2586486529","doi":"https://doi.org/10.1109/cicc.2000.852666","mag":"2586486529"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2000.852666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2000.852666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109445465","display_name":"Yuji Yokoyama","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Yokoyama","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009434959","display_name":"N. Itoh","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Itoh","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069749942","display_name":"M. Katayama","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Katayama","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562866","display_name":"Kazuki Takashima","orcid":"https://orcid.org/0000-0002-5201-8005"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Takashima","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053636590","display_name":"H. Akasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Akasaki","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004692175","display_name":"Masahiro Kaneda","orcid":"https://orcid.org/0000-0003-0660-7156"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kaneda","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077565266","display_name":"Tetsuzo Ueda","orcid":"https://orcid.org/0000-0003-3615-4354"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ueda","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085725578","display_name":"Yasunori Tanaka","orcid":"https://orcid.org/0000-0002-7986-608X"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Tanaka","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075481825","display_name":"E. Yamasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"E. Yamasaki","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062715593","display_name":"M. Todokoro","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Todokoro","raw_affiliation_strings":["Hitachi ULSI Systems Company Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi ULSI Systems Company Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001256039","display_name":"Kazumi Toriyama","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Toriyama","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109458233","display_name":"H. Miki","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Miki","raw_affiliation_strings":["Central Research Laboratory, Hitachi and Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009615349","display_name":"Masayoshi Yagyu","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yagyu","raw_affiliation_strings":["Central Research Laboratory, Hitachi and Limited, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research Laboratory, Hitachi and Limited, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016962276","display_name":"Tsukasa Kobayashi","orcid":"https://orcid.org/0000-0002-9871-169X"},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kobayashi","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088512800","display_name":"S. Miyaoka","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Miyaoka","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077368352","display_name":"N. Tamba","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Tamba","raw_affiliation_strings":["Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Device Development Center, Hitachi and Limited, Ome, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":16,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.36544697,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"282"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9173027276992798},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.7802917957305908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855511665344238},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6620475053787231},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5214359164237976},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5102150440216064},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.46972453594207764},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.44545769691467285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43480977416038513},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.43040359020233154},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3834476172924042},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25581324100494385},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15434971451759338},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14887869358062744},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1457277536392212},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1382945477962494},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12783515453338623},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10789042711257935}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9173027276992798},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.7802917957305908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855511665344238},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6620475053787231},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5214359164237976},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5102150440216064},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.46972453594207764},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.44545769691467285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43480977416038513},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.43040359020233154},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3834476172924042},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25581324100494385},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15434971451759338},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14887869358062744},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1457277536392212},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1382945477962494},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12783515453338623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10789042711257935},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2000.852666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2000.852666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1483152377","https://openalex.org/W1486435345","https://openalex.org/W2128231633"],"related_works":["https://openalex.org/W1902394829","https://openalex.org/W2269247540","https://openalex.org/W2534277296","https://openalex.org/W3011606802","https://openalex.org/W2063061014","https://openalex.org/W4205208341","https://openalex.org/W2030745981","https://openalex.org/W1639957441","https://openalex.org/W2134800848","https://openalex.org/W1606965767"],"abstract_inverted_index":{"A":[0,21],"1.8-V":[1],"embedded":[2],"18-Mb":[3],"DRAM":[4],"with":[5,80],"memory-cell":[6],"efficiency":[7],"of":[8,37,82],"33%":[9],"that":[10,32],"is":[11],"achieved":[12],"by":[13],"a":[14,27,34,49,54],"single-side":[15],"interface":[16],"architecture":[17],"has":[18],"been":[19],"developed.":[20],"9-ns":[22],"RAS":[23],"access":[24,30,45],"time":[25,31],"and":[26,53],"4.6-ns":[28],"CAS":[29],"enables":[33],"data-translation":[35],"rate":[36],"40":[38],"Gb/s":[39],"was":[40],"achieved.":[41],"To":[42],"achieve":[43],"fast":[44],"time,":[46],"it":[47],"uses":[48],"multi-word":[50],"redundancy":[51],"scheme":[52],"YS":[55],"merged":[56],"sense":[57],"scheme.":[58],"Noise":[59],"restraint":[60],"capacitors":[61],"are":[62],"introduced":[63],"to":[64,69],"reduce":[65],"the":[66],"induced":[67],"noise":[68],"as":[70,72],"low":[71],"100":[73],"mV":[74],"for":[75],"simultaneous":[76],"wide":[77],"bandwidth":[78],"operation":[79],"VDD":[81],"1.8":[83],"V.":[84]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}