{"id":"https://openalex.org/W4249219201","doi":"https://doi.org/10.1109/cgo.2019.8661189","title":"IGC: The Open Source Intel Graphics Compiler","display_name":"IGC: The Open Source Intel Graphics Compiler","publication_year":2019,"publication_date":"2019-02-01","ids":{"openalex":"https://openalex.org/W4249219201","doi":"https://doi.org/10.1109/cgo.2019.8661189"},"language":"en","primary_location":{"id":"doi:10.1109/cgo.2019.8661189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2019.8661189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033596228","display_name":"Anupama Chandrasekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anupama Chandrasekhar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100389241","display_name":"Gang Chen","orcid":"https://orcid.org/0000-0002-0632-0318"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Chen","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104155245","display_name":"Po-Yu Chen","orcid":"https://orcid.org/0000-0002-8568-8988"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Po-Yu Chen","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100373298","display_name":"Wei-Yu Chen","orcid":"https://orcid.org/0000-0001-8922-3988"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei-Yu Chen","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084753684","display_name":"Junjie Gu","orcid":"https://orcid.org/0000-0002-8593-4288"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junjie Gu","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101202200","display_name":"Peng Guo","orcid":"https://orcid.org/0009-0003-4610-1341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Guo","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053649463","display_name":"Shruthi Hebbur Prasanna Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shruthi Hebbur Prasanna Kumar","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090031333","display_name":"Guei-Yuan Lueh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guei-Yuan Lueh","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071898221","display_name":"Pankaj Mistry","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pankaj Mistry","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063098256","display_name":"Wei Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Pan","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072146465","display_name":"Thomas Raoux","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas Raoux","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021766464","display_name":"Konrad Trifunovi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155185","display_name":"Intel (Poland)","ror":"https://ror.org/05bx22c71","country_code":"PL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210155185"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Konrad Trifunovic","raw_affiliation_strings":["Intel Corporation, Gdansk, Poland"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Gdansk, Poland","institution_ids":["https://openalex.org/I4210155185"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5033596228"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.6854,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84816071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"15","issue":null,"first_page":"254","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8905551433563232},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7347469329833984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6540335416793823},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5864241123199463},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.556527853012085},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5225807428359985},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.49780964851379395},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.45837119221687317},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3768587112426758},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35901930928230286}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8905551433563232},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7347469329833984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6540335416793823},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5864241123199463},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.556527853012085},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5225807428359985},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.49780964851379395},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.45837119221687317},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3768587112426758},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35901930928230286}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cgo.2019.8661189","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2019.8661189","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W38257615","https://openalex.org/W1984222112","https://openalex.org/W1994316441","https://openalex.org/W1997230820","https://openalex.org/W2028750752","https://openalex.org/W2031533676","https://openalex.org/W2044636417","https://openalex.org/W2059758866","https://openalex.org/W2070566991","https://openalex.org/W2075728160","https://openalex.org/W2114067856","https://openalex.org/W2117720131","https://openalex.org/W2119465369","https://openalex.org/W2122230401","https://openalex.org/W2139505074","https://openalex.org/W2142550124","https://openalex.org/W2149640383","https://openalex.org/W2155917498","https://openalex.org/W2161033377","https://openalex.org/W2291222735","https://openalex.org/W2292282166","https://openalex.org/W2794150393","https://openalex.org/W3147868743","https://openalex.org/W4236145149","https://openalex.org/W4239280644","https://openalex.org/W4240697374","https://openalex.org/W4246166885","https://openalex.org/W6697163827"],"related_works":["https://openalex.org/W2099629705","https://openalex.org/W2162270818","https://openalex.org/W1968724572","https://openalex.org/W2191246539","https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2778498407","https://openalex.org/W2577630842","https://openalex.org/W1980160788","https://openalex.org/W1995144992"],"abstract_inverted_index":{"With":[0],"increasing":[1],"general":[2],"purpose":[3],"programming":[4],"capability,":[5],"GPUs":[6],"have":[7],"become":[8],"the":[9,61,66,110,120,148,183],"mainstay":[10],"for":[11,46,70,106,122],"a":[12,42,103,154,176,187,197],"wide":[13],"variety":[14],"of":[15,25,44,145,178,190,200],"compute":[16,82,87,90],"intensive":[17],"tasks":[18],"from":[19],"cloud":[20],"to":[21,51,108,182],"edge":[22],"computing.":[23],"Because":[24],"its":[26,85],"availability":[27],"on":[28,175],"nearly":[29],"every":[30],"desktop":[31],"and":[32,48,73,81,84,94,96,137,161],"mobile":[33],"processor":[34],"that":[35,118,169],"Intel":[36,38,62,71,149],"ships,":[37],"integrated":[39],"GPU":[40,123,150],"offers":[41],"plethora":[43],"opportunities":[45],"researchers":[47],"application":[49],"developers":[50,107],"make":[52],"significant":[53,173],"real-world":[54],"impact.":[55],"In":[56],"this":[57],"paper":[58],"we":[59,185],"present":[60],"Graphics":[63],"Compiler":[64],"(IGC),":[65],"LLVM-based":[67],"production":[68],"compiler":[69,92],"HD":[72],"Iris":[74],"graphics.":[75],"IGC":[76],"supports":[77],"all":[78],"major":[79],"graphics":[80],"APIs,":[83],"OpenCL":[86,179],"stack":[88],"including":[89],"runtime,":[91],"frontend":[93],"backend,":[95],"architecture":[97,151],"specification":[98],"is":[99],"fully":[100],"open-source,":[101],"giving":[102],"unique":[104],"opportunity":[105],"optimize":[109],"entire":[111],"stack.":[112],"We":[113],"highlight":[114],"several":[115],"custom":[116],"optimizations":[117,142,171],"address":[119],"challenges":[121],"compilation.":[124],"Examples":[125],"include":[126],"SIMD":[127],"size":[128],"selection,":[129,136],"divergence":[130],"analysis,":[131],"instruction":[132],"scheduling,":[133],"addressing":[134,164],"mode":[135],"redundant":[138],"copy":[139],"elimination.":[140],"These":[141],"take":[143],"advantage":[144],"features":[146],"in":[147],"such":[152],"as":[153],"larger":[155],"register":[156,159],"file,":[157],"indirect":[158],"addressing,":[160],"multiple":[162],"memory":[163],"modes.":[165],"Experimental":[166],"results":[167],"show":[168],"our":[170],"deliver":[172],"speedup":[174],"number":[177],"benchmarks;":[180],"compared":[181],"baseline,":[184],"see":[186],"geometric":[188],"mean":[189],"12%":[191],"speed":[192],"up":[193],"across":[194],"benchmarks":[195],"with":[196],"peak":[198],"gain":[199],"45%.":[201]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}