{"id":"https://openalex.org/W4233648325","doi":"https://doi.org/10.1109/cgo.2004.1281667","title":"Improving 64-bit java IPF performance by compressing heap references","display_name":"Improving 64-bit java IPF performance by compressing heap references","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W4233648325","doi":"https://doi.org/10.1109/cgo.2004.1281667"},"language":"en","primary_location":{"id":"doi:10.1109/cgo.2004.1281667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2004.1281667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007158460","display_name":"Ali-Reza Adl-Tabatabai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Adl-Tabatabai","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017926510","display_name":"J. Bharadwaj","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Bharadwaj","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085838943","display_name":"Micha\u0142 Cierniak","orcid":null},"institutions":[{"id":"https://openalex.org/I1290206253","display_name":"Microsoft (United States)","ror":"https://ror.org/00d0nc645","country_code":"US","type":"company","lineage":["https://openalex.org/I1290206253"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Cierniak","raw_affiliation_strings":["Microsoft Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microsoft Corporation, USA","institution_ids":["https://openalex.org/I1290206253"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045989488","display_name":"Marsha Eng","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Eng","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068805139","display_name":"Juan Fang","orcid":"https://orcid.org/0000-0002-4542-8727"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Fang","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111709219","display_name":"Brian T. R. Lewis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.T. Lewis","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101827642","display_name":"Brian Murphy","orcid":"https://orcid.org/0000-0002-6150-1576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.R. Murphy","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020607519","display_name":"James M. Stichnoth","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Stichnoth","raw_affiliation_strings":["Microprocessor Technology Laboratory, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Microprocessor Technology Laboratory, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5007158460"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7442255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"8","issue":null,"first_page":"100","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.831848680973053},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.7916961908340454},{"id":"https://openalex.org/keywords/heap","display_name":"Heap (data structure)","score":0.6404783725738525},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6081259846687317},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5480546951293945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5313447117805481},{"id":"https://openalex.org/keywords/garbage-collection","display_name":"Garbage collection","score":0.5201599597930908},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4498993158340454},{"id":"https://openalex.org/keywords/address-space","display_name":"Address space","score":0.4402840733528137},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.42143532633781433},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3798615038394928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3719160258769989},{"id":"https://openalex.org/keywords/garbage","display_name":"Garbage","score":0.31486183404922485},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21103787422180176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18912839889526367}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.831848680973053},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.7916961908340454},{"id":"https://openalex.org/C134757568","wikidata":"https://www.wikidata.org/wiki/Q274089","display_name":"Heap (data structure)","level":2,"score":0.6404783725738525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6081259846687317},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5480546951293945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5313447117805481},{"id":"https://openalex.org/C105122174","wikidata":"https://www.wikidata.org/wiki/Q322202","display_name":"Garbage collection","level":3,"score":0.5201599597930908},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4498993158340454},{"id":"https://openalex.org/C144240696","wikidata":"https://www.wikidata.org/wiki/Q367204","display_name":"Address space","level":2,"score":0.4402840733528137},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.42143532633781433},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3798615038394928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3719160258769989},{"id":"https://openalex.org/C75403996","wikidata":"https://www.wikidata.org/wiki/Q5521979","display_name":"Garbage","level":2,"score":0.31486183404922485},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21103787422180176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18912839889526367}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cgo.2004.1281667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2004.1281667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1487672014","https://openalex.org/W1576953607","https://openalex.org/W1607142853","https://openalex.org/W1964647125","https://openalex.org/W1993402810","https://openalex.org/W2038670810","https://openalex.org/W2064238114","https://openalex.org/W2081658857","https://openalex.org/W2128221714","https://openalex.org/W2146509778","https://openalex.org/W2148899002","https://openalex.org/W2164746995","https://openalex.org/W2167181671","https://openalex.org/W2168886965","https://openalex.org/W4237478817","https://openalex.org/W4244981065","https://openalex.org/W4252141333","https://openalex.org/W6629062711","https://openalex.org/W6634367886","https://openalex.org/W6636179618","https://openalex.org/W6660226271","https://openalex.org/W6684837310"],"related_works":["https://openalex.org/W1700460898","https://openalex.org/W1524351898","https://openalex.org/W4297378365","https://openalex.org/W2524496484","https://openalex.org/W1487406077","https://openalex.org/W2147299991","https://openalex.org/W1588734579","https://openalex.org/W4250131244","https://openalex.org/W2148255588","https://openalex.org/W2335513707"],"abstract_inverted_index":{"64-bit":[0,31,83,95],"processor":[1,9],"architectures":[2],"like":[3],"the":[4,43,93,124,144],"Intel/spl":[5],"reg/":[6,8],"Itanium/spl":[7],"family":[10],"are":[11,33],"designed":[12],"for":[13,47,72,85,110,122,150],"large":[14,18],"applications":[15,23,88],"that":[16,24,75,89],"need":[17,92],"memory":[19,45],"addresses.":[20],"When":[21],"running":[22],"fit":[25],"within":[26],"a":[27,35,133,141,151],"32-bit":[28,39,77],"address":[29,96],"space,":[30],"CPUs":[32,40,84],"at":[34],"disadvantage":[36],"compared":[37],"to":[38,79],"because":[41,62],"of":[42,63,146],"larger":[44],"footprints":[46],"their":[48],"data.":[49],"This":[50,67],"results":[51,118],"in":[52,143],"worse":[53],"cache":[54],"and":[55,58,104,127,140],"TLB":[56],"utilization,":[57],"consequently":[59],"lower":[60],"performance":[61,117,135],"increased":[64],"miss":[65],"ratios.":[66],"paper":[68],"considers":[69],"software":[70],"techniques":[71,103,121],"virtual":[73],"machines":[74],"allow":[76],"pointers":[78],"be":[80],"used":[81],"on":[82,137],"managed":[86],"runtime":[87],"do":[90],"not":[91],"full":[94],"space.":[97],"We":[98,131],"describe":[99],"our":[100,106,120],"pointer":[101],"compression":[102],"discuss":[105],"experience":[107],"implementing":[108],"these":[109],"Java":[111],"applications.":[112],"In":[113],"addition,":[114],"we":[115],"give":[116],"with":[119],"both":[123],"SPEC":[125,128,138],"JVM98":[126],"JBB2000":[129,139],"benchmarks.":[130],"demonstrate":[132],"12%":[134],"improvement":[136],"reduction":[142],"number":[145],"garbage":[147],"collections":[148],"required":[149],"given":[152],"heap":[153],"size.":[154]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}