{"id":"https://openalex.org/W4231809686","doi":"https://doi.org/10.1109/cgo.2004.1281663","title":"VHC: quickly building an optimizer for complex embedded architectures","display_name":"VHC: quickly building an optimizer for complex embedded architectures","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W4231809686","doi":"https://doi.org/10.1109/cgo.2004.1281663"},"language":"en","primary_location":{"id":"doi:10.1109/cgo.2004.1281663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2004.1281663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023086946","display_name":"Mathieu Dupr\u00e9","orcid":"https://orcid.org/0000-0002-1845-0048"},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"M. Dupre","raw_affiliation_strings":["University of Paris South, France"],"affiliations":[{"raw_affiliation_string":"University of Paris South, France","institution_ids":["https://openalex.org/I204730241"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110757581","display_name":"Nathalie Drach","orcid":null},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Drach","raw_affiliation_strings":["University of Paris South, France"],"affiliations":[{"raw_affiliation_string":"University of Paris South, France","institution_ids":["https://openalex.org/I204730241"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040252809","display_name":"Olivier Temam","orcid":null},"institutions":[{"id":"https://openalex.org/I204730241","display_name":"Universit\u00e9 Paris Cit\u00e9","ror":"https://ror.org/05f82e368","country_code":"FR","type":"education","lineage":["https://openalex.org/I204730241"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Temam","raw_affiliation_strings":["University of Paris South, France"],"affiliations":[{"raw_affiliation_string":"University of Paris South, France","institution_ids":["https://openalex.org/I204730241"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023086946"],"corresponding_institution_ids":["https://openalex.org/I204730241"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.39867903,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":null,"first_page":"53","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9247511625289917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8751661777496338},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8613814115524292},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.669719934463501},{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.6066054105758667},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5154415369033813},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4565155506134033},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44669270515441895},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.44480499625205994},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43700283765792847},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34294557571411133},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22617599368095398}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9247511625289917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8751661777496338},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8613814115524292},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.669719934463501},{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.6066054105758667},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5154415369033813},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4565155506134033},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44669270515441895},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.44480499625205994},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43700283765792847},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34294557571411133},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22617599368095398}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/cgo.2004.1281663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2004.1281663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2004. CGO 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.121.585","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.121.585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cgo.org/cgo2004/papers/04_39_drach_n.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-01521100v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01521100","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"CGO IEEE/ACM International Symposium on Code Generation and Optimization, Mar 2004, San Jose, California, United States. pp.53-64, &#x27E8;10.1109/CGO.2004.1281663&#x27E9;","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W350392096","https://openalex.org/W1491314657","https://openalex.org/W1988927353","https://openalex.org/W2003675210","https://openalex.org/W2005234506","https://openalex.org/W2038198320","https://openalex.org/W2063255488","https://openalex.org/W2085800120","https://openalex.org/W2089131124","https://openalex.org/W2096121393","https://openalex.org/W2100368493","https://openalex.org/W2129962996","https://openalex.org/W2142252451","https://openalex.org/W2153131460","https://openalex.org/W2153456949","https://openalex.org/W2157074753","https://openalex.org/W2159651756","https://openalex.org/W2161261909","https://openalex.org/W2609112314","https://openalex.org/W4205860147","https://openalex.org/W4206300973","https://openalex.org/W4230001087","https://openalex.org/W4231002400","https://openalex.org/W4232488598","https://openalex.org/W4237382706","https://openalex.org/W4238590779","https://openalex.org/W4243060322","https://openalex.org/W4244532474","https://openalex.org/W4251394608","https://openalex.org/W4256470818","https://openalex.org/W6611808222","https://openalex.org/W6629445573","https://openalex.org/W6682738281","https://openalex.org/W6683707268","https://openalex.org/W6684040092","https://openalex.org/W6736569393"],"related_works":["https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W2116296227","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2613504015","https://openalex.org/W2163046274","https://openalex.org/W2100914138","https://openalex.org/W2050874000","https://openalex.org/W1482506385"],"abstract_inverted_index":{"To":[0],"meet":[1],"the":[2,57,93,102,116,128,174,192,199,237],"high":[3],"demand":[4],"for":[5,80,115,186,215,243],"powerful":[6],"embedded":[7,187],"processors,":[8,232],"VLIW":[9,82,118,196],"architectures":[10,83],"are":[11],"increasingly":[12,22,36],"complex":[13,81,85],"(e.g.,":[14],"multiple":[15],"clusters),":[16],"and":[17,38,84,110,189,198,220,227,255],"moreover,":[18],"they":[19],"now":[20],"run":[21],"sophisticated":[23],"control-intensive":[24],"applications.":[25,87],"As":[26],"a":[27,51,148,153,162,177,216,224,228,249],"result,":[28],"developing":[29],"architecture-specific":[30,122],"compiler":[31,69,76,139,213],"optimizations":[32,140,214],"is":[33,90,105,132,176,183],"becoming":[34],"both":[35],"critical":[37],"complex,":[39],"while":[40],"timeto-market":[41],"constraints":[42],"remain":[43],"very":[44,133],"tight.":[45],"In":[46],"this":[47,206],"article,":[48],"we":[49,202,233],"present":[50],"novel":[52],"program":[53,104],"optimization":[54],"approach,":[55],"called":[56],"Virtual":[58],"Hardware":[59],"Compiler":[60],"(VHC),":[61],"that":[62,147,205,236],"can":[63,240],"perform":[64],"as":[65,67,159,161,209,211],"well":[66,160,210],"static":[68,117,138,212],"optimizations,":[70],"but":[71],"which":[72,131,182],"requires":[73],"far":[74],"less":[75],"development":[77,221],"effort,":[78],"even":[79],"target":[86,94,103],"The":[88,170],"principle":[89],"to":[91,126,136,141],"augment":[92],"processor":[95,129,197],"simulator":[96,130],"with":[97],"superscalar-like":[98],"features,":[99],"observe":[100],"how":[101],"dynamically":[106],"optimized":[107,113],"during":[108],"execution,":[109],"deduce":[111],"an":[112,121,142],"binary":[114,150,164,246],"architecture.":[119,143],"Developing":[120],"optimizer":[123],"then":[124],"amounts":[125],"modifying":[127],"fast":[134],"compared":[135],"adapting":[137],"We":[144],"also":[145,234],"show":[146,204,235],"VHC-optimized":[149],"trained":[151],"on":[152,165],"number":[154],"of":[155,173,251],"data":[156,168],"sets":[157],"performs":[158,208],"statically-optimized":[163],"other":[166],"test":[167],"sets.":[169],"only":[171],"drawback":[172],"approach":[175,207,239],"largely":[178],"increased":[179],"compilation":[180],"time,":[181],"often":[184],"acceptable":[185],"applications":[188],"devices.":[190],"Using":[191,223],"Texas":[193],"Instruments":[194],"C62":[195,231],"associated":[200],"compiler,":[201],"experimentally":[203],"much":[217],"lower":[218],"research":[219],"effort.":[222],"single-core":[225],"C60":[226],"dual-core":[229],"clustered":[230],"same":[238],"be":[241],"used":[242],"efficiently":[244],"retargeting":[245],"programs":[247],"within":[248],"family":[250],"processors.":[252],"1.":[253],"Introduction":[254],"Related":[256]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
