{"id":"https://openalex.org/W1575783368","doi":"https://doi.org/10.1109/cgo.2003.1191538","title":"Optimization for the Intel/spl reg/ Itanium/spl reg/ architecture register stack","display_name":"Optimization for the Intel/spl reg/ Itanium/spl reg/ architecture register stack","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W1575783368","doi":"https://doi.org/10.1109/cgo.2003.1191538","mag":"1575783368"},"language":"en","primary_location":{"id":"doi:10.1109/cgo.2003.1191538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2003.1191538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2003. CGO 2003.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041961265","display_name":"Alex Settle","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Settle","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado, Boulder, USA","[Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado, Boulder, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA]","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012138266","display_name":"Dan Connors","orcid":"https://orcid.org/0000-0002-2086-5306"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.A. Connors","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Colorado, Boulder, USA","[Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Colorado, Boulder, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Colorado Univ., Boulder, CO, USA]","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036037219","display_name":"Gerolf F. Hoflehner","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Hoflehner","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025616182","display_name":"Daniel J. Lavery","orcid":"https://orcid.org/0000-0002-4218-0527"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Lavery","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA","Intel Corp., Santa Clara, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corp., Santa Clara, CA, , USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041961265"],"corresponding_institution_ids":["https://openalex.org/I188538660"],"apc_list":null,"apc_paid":null,"fwci":0.5031,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63380419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"115","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8530005216598511},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.764991044998169},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7130839824676514},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.5935211181640625},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5567024946212769},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5548720955848694},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.49471136927604675},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4803963005542755},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.4752342998981476},{"id":"https://openalex.org/keywords/call-stack","display_name":"Call stack","score":0.469154953956604},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4364742636680603},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3944462835788727},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3260616362094879},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.24459713697433472},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.15159043669700623},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.06400200724601746}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8530005216598511},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.764991044998169},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7130839824676514},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.5935211181640625},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5567024946212769},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5548720955848694},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49471136927604675},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4803963005542755},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4752342998981476},{"id":"https://openalex.org/C119024030","wikidata":"https://www.wikidata.org/wiki/Q759899","display_name":"Call stack","level":3,"score":0.469154953956604},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4364742636680603},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3944462835788727},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3260616362094879},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.24459713697433472},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.15159043669700623},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.06400200724601746},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cgo.2003.1191538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2003.1191538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2003. CGO 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1665228089","https://openalex.org/W1976058961","https://openalex.org/W2012512596","https://openalex.org/W2040701288","https://openalex.org/W2097978379","https://openalex.org/W2097988171","https://openalex.org/W2100399943","https://openalex.org/W2114067856","https://openalex.org/W2117877698","https://openalex.org/W2118866757","https://openalex.org/W2158761328","https://openalex.org/W2164795104","https://openalex.org/W2405367665","https://openalex.org/W3148529197","https://openalex.org/W4237994905","https://openalex.org/W4245342790","https://openalex.org/W4246403730","https://openalex.org/W6637057837"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2159389028","https://openalex.org/W2142891960","https://openalex.org/W4241759337","https://openalex.org/W4214554355"],"abstract_inverted_index":{"The":[0,60],"Intel/spl":[1],"reg/":[2,4,41,62,135],"Itanium/spl":[3,40,61,134],"architecture":[5,42,136],"contains":[6],"a":[7,44],"number":[8,126],"of":[9,30,53,127],"innovative":[10],"compiler-controllable":[11,45],"features":[12,32],"designed":[13],"to":[14,27,33,49,78,98,123,147],"exploit":[15],"instruction":[16],"level":[17],"parallelism.":[18],"New":[19],"code":[20,85,154],"generation":[21,86,155],"and":[22,72,74,79,117,130],"optimization":[23],"techniques":[24,87,156],"are":[25],"critical":[26],"the":[28,39,51,69,89,99,115,124,133,149],"application":[29],"these":[31],"improve":[34],"processor":[35],"performance.":[36],"For":[37],"instance,":[38],"provides":[43],"virtual":[46,94],"register":[47,70,90,100,128,150],"stack":[48,71,91,151],"reduce":[50],"penalty":[52],"memory":[54,81],"accesses":[55],"associated":[56],"with":[57,109],"procedure":[58],"calls.":[59],"Register":[63],"Stack":[64],"Engine":[65],"(RSE)":[66],"transparently":[67],"manages":[68],"saves":[73,129],"restores":[75],"physical":[76],"registers":[77,95],"from":[80],"as":[82],"needed.":[83],"Existing":[84],"for":[88],"aggressively":[92],"allocate":[93],"without":[96],"regard":[97],"pressure":[101],"on":[102],"different":[103],"control-flow":[104],"paths.":[105],"As":[106],"such,":[107],"applications":[108],"large":[110],"data":[111],"sets":[112],"may":[113],"stress":[114],"RSE,":[116],"cause":[118],"substantial":[119],"execution":[120],"delays":[121],"due":[122],"high":[125],"restores.":[131],"Since":[132],"is":[137],"developed":[138],"around":[139],"Explicitly":[140],"Parallel":[141],"Instruction":[142],"Computing":[143],"(EPIC)":[144],"concepts,":[145],"solutions":[146],"increasing":[148],"efficiency":[152],"favor":[153],"rather":[157],"than":[158],"hardware":[159],"approaches.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}