{"id":"https://openalex.org/W1500027417","doi":"https://doi.org/10.1109/cgo.2003.1191537","title":"Optimizations to prevent cache penalties for the Intel/spl reg/ Itanium/spl reg/ 2 processor","display_name":"Optimizations to prevent cache penalties for the Intel/spl reg/ Itanium/spl reg/ 2 processor","publication_year":2003,"publication_date":"2003-12-22","ids":{"openalex":"https://openalex.org/W1500027417","doi":"https://doi.org/10.1109/cgo.2003.1191537","mag":"1500027417"},"language":"en","primary_location":{"id":"doi:10.1109/cgo.2003.1191537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2003.1191537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2003. CGO 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054607290","display_name":"Jean-Fran\u00e7ois Collard\u22c6","orcid":"https://orcid.org/0000-0003-1443-0688"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.-F. Collard","raw_affiliation_strings":["Intel Compiler Laboratory, Santa Clara, CA, USA","Intel Compiler Lab, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Compiler Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Compiler Lab, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025616182","display_name":"Daniel J. Lavery","orcid":"https://orcid.org/0000-0002-4218-0527"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Lavery","raw_affiliation_strings":["Intel Compiler Laboratory, Santa Clara, CA, USA","Intel Compiler Lab, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Compiler Laboratory, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Compiler Lab, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.6974,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65517241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8452616930007935},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7867868542671204},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.741420328617096},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5513963103294373},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5505856275558472},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5366591215133667},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.5365170836448669},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5006828308105469},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4966502785682678},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3553076982498169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8452616930007935},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7867868542671204},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.741420328617096},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5513963103294373},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5505856275558472},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5366591215133667},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.5365170836448669},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5006828308105469},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4966502785682678},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3553076982498169}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cgo.2003.1191537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cgo.2003.1191537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Symposium on Code Generation and Optimization, 2003. CGO 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1816828244","https://openalex.org/W1976058961","https://openalex.org/W2003675210","https://openalex.org/W2040701288","https://openalex.org/W2084451631","https://openalex.org/W2095950905","https://openalex.org/W2115667390","https://openalex.org/W2146331648","https://openalex.org/W2170158556","https://openalex.org/W4240883175","https://openalex.org/W6685022667"],"related_works":["https://openalex.org/W2399041033","https://openalex.org/W2072955902","https://openalex.org/W2162744059","https://openalex.org/W2404820046","https://openalex.org/W1576527819","https://openalex.org/W4247823503","https://openalex.org/W3140186264","https://openalex.org/W2088347047","https://openalex.org/W2561094935","https://openalex.org/W1988497841"],"abstract_inverted_index":{"This":[0,26],"paper":[1,27,71],"describes":[2],"scheduling":[3],"optimizations":[4,58],"in":[5,45,51],"the":[6,22,52,73,82],"Intel/spl":[7],"reg/":[8,10],"Itanium/spl":[9],"compiler":[11],"to":[12,17,31,37],"prevent":[13],"cache":[14,33,55,83],"penalties":[15],"due":[16],"various":[18],"micro-architectural":[19],"effects":[20],"on":[21],"Itanium":[23],"2":[24],"processor.":[25],"does":[28],"not":[29],"try":[30],"improve":[32],"hit":[34],"rates":[35],"but":[36],"avoid":[38],"penalties,":[39],"which":[40],"probably":[41],"all":[42],"processors":[43],"have":[44],"one":[46],"form":[47],"or":[48],"another,":[49],"even":[50],"case":[53],"of":[54,61,66],"hits.":[56],"These":[57],"make":[59],"use":[60],"sophisticated":[62],"methods":[63,80],"for":[64],"disambiguation":[65],"memory":[67],"references,":[68],"and":[69],"this":[70],"examines":[72],"performance":[74],"improvement":[75],"obtained":[76],"by":[77],"integrating":[78],"these":[79],"into":[81],"optimizations.":[84]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}