{"id":"https://openalex.org/W2010688577","doi":"https://doi.org/10.1109/cec.2014.6900520","title":"Two step evolution strategy for device motif BSIM model parameter extraction","display_name":"Two step evolution strategy for device motif BSIM model parameter extraction","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2010688577","doi":"https://doi.org/10.1109/cec.2014.6900520","mag":"2010688577"},"language":"en","primary_location":{"id":"doi:10.1109/cec.2014.6900520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2014.6900520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Congress on Evolutionary Computation (CEC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100673595","display_name":"Yang Xiao","orcid":"https://orcid.org/0000-0002-8372-7920"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yang Xiao","raw_affiliation_strings":["Intelligent Systems Group, University of York, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056241158","display_name":"Martin A. Trefzer","orcid":"https://orcid.org/0000-0002-6196-6832"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin A. Trefzer","raw_affiliation_strings":["Intelligent Systems Group, University of York, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017600718","display_name":"James Alfred Walker","orcid":"https://orcid.org/0000-0003-2174-7173"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James Alfred Walker","raw_affiliation_strings":["University of York, York, North Yorkshire, GB","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of York, York, North Yorkshire, GB","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034601593","display_name":"Simon J. Bale","orcid":"https://orcid.org/0000-0002-3361-5648"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Simon J. Bale","raw_affiliation_strings":["Intelligent Systems Group, University of York, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy M. Tyrrell","raw_affiliation_strings":["Intelligent Systems Group, University of York, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, York YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"2877","last_page":"2884"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7045023441314697},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5045145750045776},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49341121315956116},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35267019271850586},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3415917456150055},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3304711878299713},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14962345361709595},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1257331669330597}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7045023441314697},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5045145750045776},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49341121315956116},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35267019271850586},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3415917456150055},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3304711878299713},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14962345361709595},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1257331669330597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cec.2014.6900520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2014.6900520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Congress on Evolutionary Computation (CEC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.550000011920929,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G439553668","display_name":null,"funder_award_id":"EP/I005838/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1576660662","https://openalex.org/W1763200058","https://openalex.org/W1964290291","https://openalex.org/W1967616151","https://openalex.org/W1999785752","https://openalex.org/W2035655915","https://openalex.org/W2053790163","https://openalex.org/W2054322825","https://openalex.org/W2127498289","https://openalex.org/W2151956767","https://openalex.org/W2159801533","https://openalex.org/W2169938271","https://openalex.org/W2257517420","https://openalex.org/W2357250621","https://openalex.org/W2399174415","https://openalex.org/W2563067683","https://openalex.org/W2784738721","https://openalex.org/W2951103780","https://openalex.org/W4231489499","https://openalex.org/W6638056387","https://openalex.org/W6679199034","https://openalex.org/W6684703665","https://openalex.org/W6730613781","https://openalex.org/W6747008202"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2317200988","https://openalex.org/W2052122378","https://openalex.org/W2544423928","https://openalex.org/W2053286651","https://openalex.org/W2181743346","https://openalex.org/W2187401768","https://openalex.org/W2181413294","https://openalex.org/W2989452537"],"abstract_inverted_index":{"The":[0,134],"modeling":[1,24],"and":[2,10,19,25,40,54,81,108,161,170,227],"simulation":[3,26],"of":[4,17,33,90,99,142,175,182,212,224],"semiconductor":[5],"devices":[6],"is":[7,127,158,193,220],"a":[8,73,121,140,147,213,230],"difficult":[9],"computationally":[11],"intensive":[12],"task.":[13],"However":[14],"the":[15,30,34,43,78,88,97,113,166,173,176,180,196,206,225],"expense":[16],"fabrication":[18],"testing":[20],"means":[21],"that":[22,60,195],"accurate":[23,48,107,162],"are":[27,70],"crucial":[28],"to":[29,51,85,95,146,164],"continued":[31],"progress":[32],"industry.":[35],"To":[36],"create":[37],"these":[38],"models":[39,50,58,68,111],"then":[41,55],"perform":[42,62],"simulations":[44],"requires":[45],"parameters":[46,143],"from":[47],"physical":[49],"be":[52],"obtained":[53],"more":[56,63],"abstract":[57],"created":[59,71],"can":[61],"complex":[64],"circuit":[65,79,104,218],"simulations.":[66],"Device":[67],"(motifs)":[69],"as":[72,82],"mitigation":[74],"technique":[75],"for":[76,116,129],"improvement":[77],"performance":[80],"technology":[83],"advances":[84],"help":[86],"with":[87,144,152,186],"effects":[89],"transistor":[91],"variability.":[92],"In":[93,118],"order":[94],"explore":[96],"characteristics":[98],"new":[100,214],"device":[101,110,130,149,215],"motifs":[102],"on":[103,217],"designs,":[105],"obtaining":[106],"reliable":[109],"becomes":[112],"first":[114],"problem":[115,169],"designers.":[117],"this":[119],"paper":[120,226],"Two":[122],"Step":[123],"Evolution":[124],"Strategy":[125],"(2SES)":[126],"proposed":[128,135],"parameter":[131,167],"model":[132],"extraction.":[133],"2SES":[136,157],"approach":[137],"automatically":[138],"extracts":[139],"set":[141],"respect":[145],"specified":[148],"model.":[150],"Compared":[151,185],"conventional":[153],"mathematical":[154,177],"extraction":[155,168,178,199],"approach,":[156],"an":[159,210],"efficient":[160],"method":[163],"solve":[165],"simultaneously":[171],"addresses":[172],"fact":[174],"having":[179],"complexity":[181],"Multi-objective":[183],"optimization.":[184],"single":[187],"step":[188],"ES":[189,198],"extract":[190],"result,":[191],"it":[192],"shown":[194],"two-step":[197],"process":[200],"continues":[201],"improving":[202],"generations":[203],"by":[204],"adjusting":[205],"optimisation":[207],"parameters.":[208],"Finally,":[209],"application":[211],"motif":[216],"design":[219],"given":[221],"at":[222],"end":[223],"compared":[228],"against":[229],"standard":[231],"device.":[232]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}