{"id":"https://openalex.org/W2001632434","doi":"https://doi.org/10.1109/cec.2009.4983221","title":"Evolutionary IP assignment for efficient NoC-based system design using multi-objective optimization","display_name":"Evolutionary IP assignment for efficient NoC-based system design using multi-objective optimization","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2001632434","doi":"https://doi.org/10.1109/cec.2009.4983221","mag":"2001632434"},"language":"en","primary_location":{"id":"doi:10.1109/cec.2009.4983221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2009.4983221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Congress on Evolutionary Computation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062685517","display_name":"Marcus Vincius Carvalho da Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Marcus Vincius Carvalho da Silva","raw_affiliation_strings":["Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil#TAB#","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084920912","display_name":"Nadia Nedjah","orcid":"https://orcid.org/0000-0002-1656-6397"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Nadia Nedjah","raw_affiliation_strings":["Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]},{"raw_affiliation_string":"Department of Electronics Engineering and Telecommunications, State University of Rio de Janeiro, Brazil#TAB#","institution_ids":["https://openalex.org/I40034438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048916912","display_name":"Luiza de Macedo Mourelle","orcid":"https://orcid.org/0000-0002-4680-2047"},"institutions":[{"id":"https://openalex.org/I40034438","display_name":"Universidade do Estado do Rio de Janeiro","ror":"https://ror.org/0198v2949","country_code":"BR","type":"education","lineage":["https://openalex.org/I40034438"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luiza de Macedo Mourelle","raw_affiliation_strings":["Department of System Engineering and Computation, State University of Rio de Janeiro, Brazil"],"affiliations":[{"raw_affiliation_string":"Department of System Engineering and Computation, State University of Rio de Janeiro, Brazil","institution_ids":["https://openalex.org/I40034438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062685517"],"corresponding_institution_ids":["https://openalex.org/I40034438"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70950299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1993","issue":null,"first_page":"2257","last_page":"2264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7655262351036072},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5765426754951477},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5763538479804993},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5460108518600464},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5083641409873962},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.4786042869091034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43853628635406494},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43786364793777466},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40390872955322266},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3893778324127197},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3463955521583557},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08036559820175171}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7655262351036072},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5765426754951477},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5763538479804993},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5460108518600464},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5083641409873962},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4786042869091034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43853628635406494},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43786364793777466},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40390872955322266},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3893778324127197},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3463955521583557},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08036559820175171},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cec.2009.4983221","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2009.4983221","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Congress on Evolutionary Computation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322835","display_name":"Ministry of Economic Affairs","ror":"https://ror.org/042ge0913"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W852643139","https://openalex.org/W1561435851","https://openalex.org/W1972741450","https://openalex.org/W2010802832","https://openalex.org/W2011039300","https://openalex.org/W2054302810","https://openalex.org/W2056958841","https://openalex.org/W2058338151","https://openalex.org/W2063421186","https://openalex.org/W2116661285","https://openalex.org/W2119677480","https://openalex.org/W2126105956","https://openalex.org/W2127430446","https://openalex.org/W2142386205","https://openalex.org/W2160847478","https://openalex.org/W2169528473","https://openalex.org/W2315047081","https://openalex.org/W2554621958","https://openalex.org/W3140662957","https://openalex.org/W3146507833","https://openalex.org/W4250661686","https://openalex.org/W4253408813","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W4863605","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4285287318","https://openalex.org/W4400409835","https://openalex.org/W4230458348","https://openalex.org/W3142211975"],"abstract_inverted_index":{"Network-on-chip":[0],"(NoC)":[1],"are":[2],"considered":[3],"the":[4,50,54,67,76],"next":[5],"generation":[6],"of":[7,16,33,52,58,78],"communication":[8],"infrastructure,":[9],"which":[10],"will":[11],"be":[12],"omnipresent":[13],"in":[14],"most":[15,55],"industry,":[17],"office":[18],"and":[19,84],"personal":[20],"electronic":[21],"systems.":[22],"In":[23,39],"platform-based":[24],"methodology,":[25],"an":[26,61],"application":[27],"is":[28,73],"implemented":[29],"by":[30,75],"a":[31],"set":[32,57],"collaborating":[34],"intellectual":[35],"properties":[36],"(IPs)":[37],"blocks.":[38],"this":[40],"paper,":[41],"we":[42],"use":[43],"two":[44],"multi-objective":[45],"evolutionay":[46],"algorithms":[47],"to":[48],"address":[49],"problem":[51],"selecting":[53],"adequate":[56],"IPs":[59],"(from":[60],"available":[62],"library)":[63],"that":[64],"best":[65],"implements":[66],"application.":[68],"The":[69],"IP":[70],"selection":[71],"optimization":[72],"driven":[74],"minimization":[77],"hardware":[79],"area,":[80],"total":[81],"execution":[82],"time":[83],"power":[85],"consumption.":[86]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}