{"id":"https://openalex.org/W2111568518","doi":"https://doi.org/10.1109/cec.2009.4983132","title":"Towards evolving industry-feasible intrinsic variability tolerant CMOS designs","display_name":"Towards evolving industry-feasible intrinsic variability tolerant CMOS designs","publication_year":2009,"publication_date":"2009-05-01","ids":{"openalex":"https://openalex.org/W2111568518","doi":"https://doi.org/10.1109/cec.2009.4983132","mag":"2111568518"},"language":"en","primary_location":{"id":"doi:10.1109/cec.2009.4983132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2009.4983132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Congress on Evolutionary Computation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017600718","display_name":"James Alfred Walker","orcid":"https://orcid.org/0000-0003-2174-7173"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"James Alfred Walker","raw_affiliation_strings":["Intelligent Systems Group, Department of Electronics, University of york, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, Department of Electronics, University of york, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015048030","display_name":"James A. Hilder","orcid":null},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James A. Hilder","raw_affiliation_strings":["Intelligent Systems Group, Department of Electronics, University of york, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, Department of Electronics, University of york, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy M. Tyrrell","raw_affiliation_strings":["Intelligent Systems Group, Department of Electronics, University of york, York, UK","[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]"],"affiliations":[{"raw_affiliation_string":"Intelligent Systems Group, Department of Electronics, University of york, York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"[Intelligent Systems Group, Department of Electronics, University of York, Heslington, YO10 5DD, UK]","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017600718"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":4.3618,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.94498481,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1591","last_page":"1598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8493779897689819},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6856958866119385},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6359281539916992},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5482098460197449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5387948155403137},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5133711099624634},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45934730768203735},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.45342469215393066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27749478816986084},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.196738600730896},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08577603101730347}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8493779897689819},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6856958866119385},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6359281539916992},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5482098460197449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5387948155403137},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5133711099624634},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45934730768203735},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.45342469215393066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27749478816986084},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.196738600730896},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08577603101730347},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cec.2009.4983132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2009.4983132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Congress on Evolutionary Computation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320337","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W36927930","https://openalex.org/W1492154455","https://openalex.org/W1517153364","https://openalex.org/W1543095651","https://openalex.org/W1552527487","https://openalex.org/W1565639817","https://openalex.org/W1775913388","https://openalex.org/W1968736628","https://openalex.org/W1974906265","https://openalex.org/W1975008353","https://openalex.org/W1995226797","https://openalex.org/W2000996524","https://openalex.org/W2003495098","https://openalex.org/W2025516544","https://openalex.org/W2059193309","https://openalex.org/W2113003532","https://openalex.org/W2126105956","https://openalex.org/W2144085963","https://openalex.org/W2146080060","https://openalex.org/W2146527760","https://openalex.org/W2165042123","https://openalex.org/W3203992401","https://openalex.org/W4255071723","https://openalex.org/W6632301449","https://openalex.org/W6633702662","https://openalex.org/W6638085146"],"related_works":["https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W2532170798","https://openalex.org/W2963244787","https://openalex.org/W2966758645","https://openalex.org/W2774773774","https://openalex.org/W2785627314","https://openalex.org/W1963739940","https://openalex.org/W2069684819","https://openalex.org/W2896123134"],"abstract_inverted_index":{"As":[0],"the":[1,8,11,55,82,104,111],"size":[2],"of":[3,33,41,51,106],"CMOS":[4,24,35,100],"devices":[5],"is":[6,16,57,71],"approaching":[7],"atomic":[9],"level,":[10],"increasing":[12],"intrinsic":[13,52],"device":[14],"variability":[15,53],"leading":[17],"to":[18,72,81],"higher":[19],"failure":[20],"rates":[21],"in":[22,89],"conventional":[23],"designs.":[25],"This":[26],"paper":[27],"introduces":[28],"a":[29,38,46,117],"design":[30,56],"tool":[31],"capable":[32],"evolving":[34],"topologies":[36,101],"using":[37,60],"modified":[39],"form":[40],"Cartesian":[42],"genetic":[43],"programming":[44],"and":[45,98,102],"multi-objective":[47],"strategy.":[48],"The":[49,69,93],"effect":[50],"within":[54],"then":[58],"analysed":[59],"statistically":[61],"enhanced":[62],"SPICE":[63],"models":[64],"based":[65],"on":[66,110],"3D-atomistic":[67],"simulations.":[68],"goal":[70],"produce":[73],"industry-feasible":[74],"topology":[75],"designs":[76,113],"which":[77],"are":[78],"more":[79],"tolerant":[80],"random":[83],"fluctuations":[84],"that":[85],"will":[86],"be":[87],"prevalent":[88],"future":[90],"technology":[91],"nodes.":[92],"results":[94],"show":[95],"evolved":[96,112],"XOR":[97],"XNOR":[99],"compare":[103],"impact":[105],"threshold":[107],"voltage":[108],"variation":[109],"with":[114],"those":[115],"from":[116],"standard":[118],"cell":[119],"library.":[120]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}