{"id":"https://openalex.org/W2108446983","doi":"https://doi.org/10.1109/cec.2006.1688401","title":"An Evolutionary Methodology to Enhance Processor Software-Based Diagnosis","display_name":"An Evolutionary Methodology to Enhance Processor Software-Based Diagnosis","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W2108446983","doi":"https://doi.org/10.1109/cec.2006.1688401","mag":"2108446983"},"language":"en","primary_location":{"id":"doi:10.1109/cec.2006.1688401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2006.1688401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Conference on Evolutionary Computation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037305603","display_name":"Massimiliano Schillaci","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Schillaci","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024501121","display_name":"Giovanni Squillero","orcid":"https://orcid.org/0000-0001-5784-6435"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Squillero","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.S. Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","Politecnico di Torino , Torino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Turino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino , Torino","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.13235839,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"859","last_page":"864"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11663","display_name":"Viral Infectious Diseases and Gene Expression in Insects","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7023597955703735},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.5891395807266235},{"id":"https://openalex.org/keywords/relevance","display_name":"Relevance (law)","score":0.5700167417526245},{"id":"https://openalex.org/keywords/evolutionary-algorithm","display_name":"Evolutionary algorithm","score":0.5616250038146973},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5497010350227356},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5333103537559509},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5043967962265015},{"id":"https://openalex.org/keywords/iterative-and-incremental-development","display_name":"Iterative and incremental development","score":0.49997615814208984},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4993290901184082},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4521976113319397},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32331979274749756},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3181972801685333},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.29040396213531494},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28484904766082764},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18791800737380981},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.12806054949760437},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08090057969093323}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7023597955703735},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.5891395807266235},{"id":"https://openalex.org/C158154518","wikidata":"https://www.wikidata.org/wiki/Q7310970","display_name":"Relevance (law)","level":2,"score":0.5700167417526245},{"id":"https://openalex.org/C159149176","wikidata":"https://www.wikidata.org/wiki/Q14489129","display_name":"Evolutionary algorithm","level":2,"score":0.5616250038146973},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5497010350227356},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5333103537559509},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5043967962265015},{"id":"https://openalex.org/C143587482","wikidata":"https://www.wikidata.org/wiki/Q1543216","display_name":"Iterative and incremental development","level":2,"score":0.49997615814208984},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4993290901184082},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4521976113319397},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32331979274749756},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3181972801685333},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.29040396213531494},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28484904766082764},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18791800737380981},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.12806054949760437},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08090057969093323},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cec.2006.1688401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cec.2006.1688401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Conference on Evolutionary Computation","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:1501868","is_oa":false,"landing_page_url":"http://porto.polito.it/1501868/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1536844126","https://openalex.org/W1843392114","https://openalex.org/W1891950198","https://openalex.org/W1975749415","https://openalex.org/W2010508810","https://openalex.org/W2029060794","https://openalex.org/W2039779172","https://openalex.org/W2084666366","https://openalex.org/W2095881138","https://openalex.org/W2106183788","https://openalex.org/W2120623098","https://openalex.org/W2121211420","https://openalex.org/W2128069111","https://openalex.org/W2133512509","https://openalex.org/W2134205667","https://openalex.org/W2139247671","https://openalex.org/W2146489916","https://openalex.org/W2155341425","https://openalex.org/W2162359784","https://openalex.org/W2162396631","https://openalex.org/W4238630974"],"related_works":["https://openalex.org/W4316095964","https://openalex.org/W2383001583","https://openalex.org/W2771395446","https://openalex.org/W2131084560","https://openalex.org/W3112038843","https://openalex.org/W3209836052","https://openalex.org/W2088310429","https://openalex.org/W2161641032","https://openalex.org/W2496340490","https://openalex.org/W1531523799"],"abstract_inverted_index":{"The":[0],"widespread":[1],"use":[2],"of":[3,32,45,50,82],"cheap":[4],"processor":[5],"cores":[6],"requires":[7],"the":[8,14,23,33,58,69,77,80,83],"ability":[9],"to":[10,21],"quickly":[11],"point":[12],"out":[13],"manufacturing":[15],"process":[16],"criticalities":[17],"in":[18,57,76],"an":[19,29,42],"effort":[20,35],"enhance":[22],"production":[24],"yield.":[25],"Fault":[26],"diagnosis":[27],"is":[28],"integral":[30],"part":[31],"industrial":[34],"towards":[36],"these":[37],"goals.":[38],"This":[39],"paper":[40,78],"describes":[41],"innovative":[43],"application":[44],"evolutionary":[46,60],"algorithms:":[47],"iterative":[48],"refinement":[49],"a":[51,86],"diagnostic":[52],"test":[53],"set.":[54],"Several":[55],"enhancements":[56],"used":[59],"core":[61],"are":[62,74],"additionally":[63],"outlined,":[64],"highlighting":[65],"their":[66],"relevance":[67],"for":[68,85],"specific":[70],"problem.":[71],"Experimental":[72],"results":[73],"reported":[75],"showing":[79],"effectiveness":[81],"approach":[84],"widely-known":[87],"microcontroller":[88],"core.":[89]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}