{"id":"https://openalex.org/W3139045936","doi":"https://doi.org/10.1109/ccwc51732.2021.9376068","title":"Towards Compositional Abstraction of Analog Neuronal Networks","display_name":"Towards Compositional Abstraction of Analog Neuronal Networks","publication_year":2021,"publication_date":"2021-01-27","ids":{"openalex":"https://openalex.org/W3139045936","doi":"https://doi.org/10.1109/ccwc51732.2021.9376068","mag":"3139045936"},"language":"en","primary_location":{"id":"doi:10.1109/ccwc51732.2021.9376068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccwc51732.2021.9376068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024739565","display_name":"Ahmad Tarraf","orcid":"https://orcid.org/0000-0002-9174-5598"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ahmad Tarraf","raw_affiliation_strings":["Institute for Computer Science, Goethe University,Frankfurt,Germany","Institute for Computer Science, Goethe University, Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe University,Frankfurt,Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Institute for Computer Science, Goethe University, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lars Hedrich","raw_affiliation_strings":["Institute for Computer Science, Goethe University,Frankfurt,Germany","Institute for Computer Science, Goethe University, Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computer Science, Goethe University,Frankfurt,Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Institute for Computer Science, Goethe University, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03445636,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"0034","last_page":"0037"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8956133127212524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8340859413146973},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.8066468238830566},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5849969387054443},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.535431981086731},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4828234612941742},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.4788898527622223},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.4431927800178528},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44315630197525024},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4243066906929016},{"id":"https://openalex.org/keywords/fragment","display_name":"Fragment (logic)","score":0.4225991368293762},{"id":"https://openalex.org/keywords/testbed","display_name":"Testbed","score":0.41631245613098145},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3836803436279297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31565171480178833},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.25524449348449707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2049613893032074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18045389652252197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1005963385105133},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08262881636619568},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07538139820098877}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8956133127212524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8340859413146973},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.8066468238830566},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5849969387054443},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.535431981086731},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4828234612941742},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.4788898527622223},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4431927800178528},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44315630197525024},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4243066906929016},{"id":"https://openalex.org/C2776235265","wikidata":"https://www.wikidata.org/wiki/Q18392052","display_name":"Fragment (logic)","level":2,"score":0.4225991368293762},{"id":"https://openalex.org/C31395832","wikidata":"https://www.wikidata.org/wiki/Q1318674","display_name":"Testbed","level":2,"score":0.41631245613098145},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3836803436279297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31565171480178833},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25524449348449707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2049613893032074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18045389652252197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1005963385105133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08262881636619568},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07538139820098877},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccwc51732.2021.9376068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccwc51732.2021.9376068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1576278728","https://openalex.org/W1987748258","https://openalex.org/W1996174386","https://openalex.org/W2028924344","https://openalex.org/W2130471231","https://openalex.org/W2139759413","https://openalex.org/W2145201569","https://openalex.org/W2176215692","https://openalex.org/W2292755228","https://openalex.org/W2771882848","https://openalex.org/W2945053208","https://openalex.org/W4248748862"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W2133071611","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W2097593007","https://openalex.org/W2004826944","https://openalex.org/W1482369452"],"abstract_inverted_index":{"This":[0],"paper":[1,15],"contributes":[2],"to":[3],"the":[4,88,94,101],"automatic":[5],"abstraction":[6,66],"of":[7,24,26,44,47,93],"analog":[8],"circuits":[9,22],"at":[10],"transistor":[11],"level.":[12],"Specifically,":[13],"this":[14],"targets":[16],"neuronal":[17],"networks":[18],"(NNs).":[19],"As":[20],"these":[21,40],"consist":[23,43],"millions":[25],"repeated":[27,45],"neurons,":[28,48],"simulation":[29,104],"as":[30,32,54,61,77,105,107],"well":[31,106],"verification":[33,109],"routines":[34,110],"are":[35],"prohibitively":[36],"time":[37],"consuming.":[38],"However,":[39],"netlists":[41],"usually":[42],"arrangement":[46],"which":[49],"can":[50,99],"be":[51],"individually":[52],"considered":[53],"subsystems.":[55],"Starting":[56],"with":[57,111],"a":[58,62,78],"neuron":[59,102],"described":[60],"Spice":[63],"netlist,":[64],"an":[65,73],"methodology":[67],"is":[68],"presented":[69],"that":[70],"automatically":[71],"generates":[72],"accurate":[74],"behavioral":[75],"model":[76,98],"hybrid":[79],"automaton":[80],"(HA)":[81],"in":[82,103,108],"SystemC-AMS/Verilog-":[83],"A":[84],"while":[85,115],"still":[86,116],"preserving":[87],"internal":[89],"voltages":[90],"and":[91],"currents":[92],"subsystem.":[95],"The":[96],"abstracted":[97],"replace":[100],"significant":[112],"speedup":[113],"factors":[114],"achieving":[117],"high":[118],"accuracy.":[119]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}