{"id":"https://openalex.org/W1990437542","doi":"https://doi.org/10.1109/ccnc.2013.6488484","title":"GF(q) LDPC decoder design for FPGA implementation","display_name":"GF(q) LDPC decoder design for FPGA implementation","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W1990437542","doi":"https://doi.org/10.1109/ccnc.2013.6488484","mag":"1990437542"},"language":"en","primary_location":{"id":"doi:10.1109/ccnc.2013.6488484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccnc.2013.6488484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th Consumer Communications and Networking Conference (CCNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041416980","display_name":"Wojciech Su\u0142ek","orcid":"https://orcid.org/0000-0003-3462-0657"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"W. Sulek","raw_affiliation_strings":["Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047453350","display_name":"Marcin Kucharczyk","orcid":"https://orcid.org/0000-0001-8867-0882"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"M. Kucharczyk","raw_affiliation_strings":["Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037493591","display_name":"Grzegorz Dziwoki","orcid":"https://orcid.org/0000-0001-5323-735X"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"G. Dziwoki","raw_affiliation_strings":["Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Automatic Control, Electronics and Computer Science, Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Fac. of Autom. Control, Electron. & Comput. Sci., Silesian Univ. of Technol., Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7727,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.93539336,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"460","last_page":"465"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10964","display_name":"Wireless Communication Security Techniques","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7724733352661133},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7079759836196899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6963704228401184},{"id":"https://openalex.org/keywords/galois-theory","display_name":"Galois theory","score":0.6737608313560486},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6346186995506287},{"id":"https://openalex.org/keywords/additive-white-gaussian-noise","display_name":"Additive white Gaussian noise","score":0.5876502990722656},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48060867190361023},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.4749462902545929},{"id":"https://openalex.org/keywords/keying","display_name":"Keying","score":0.46205535531044006},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.44702696800231934},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.44514721632003784},{"id":"https://openalex.org/keywords/gf","display_name":"GF(2)","score":0.4259946346282959},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41609811782836914},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39699721336364746},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.35993432998657227},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3040802478790283},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2869688868522644},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.23409733176231384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19944334030151367},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.13175266981124878},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.12127241492271423},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12027010321617126}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7724733352661133},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7079759836196899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6963704228401184},{"id":"https://openalex.org/C94398972","wikidata":"https://www.wikidata.org/wiki/Q92552","display_name":"Galois theory","level":2,"score":0.6737608313560486},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6346186995506287},{"id":"https://openalex.org/C169334058","wikidata":"https://www.wikidata.org/wiki/Q353292","display_name":"Additive white Gaussian noise","level":3,"score":0.5876502990722656},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48060867190361023},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.4749462902545929},{"id":"https://openalex.org/C2776542216","wikidata":"https://www.wikidata.org/wiki/Q6398306","display_name":"Keying","level":2,"score":0.46205535531044006},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.44702696800231934},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.44514721632003784},{"id":"https://openalex.org/C156350748","wikidata":"https://www.wikidata.org/wiki/Q5513324","display_name":"GF(2)","level":3,"score":0.4259946346282959},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41609811782836914},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39699721336364746},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.35993432998657227},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3040802478790283},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2869688868522644},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.23409733176231384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19944334030151367},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.13175266981124878},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.12127241492271423},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12027010321617126},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccnc.2013.6488484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccnc.2013.6488484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 10th Consumer Communications and Networking Conference (CCNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1484354944","https://openalex.org/W1562979145","https://openalex.org/W1964316706","https://openalex.org/W1964402820","https://openalex.org/W2044548351","https://openalex.org/W2045407304","https://openalex.org/W2046073577","https://openalex.org/W2047866494","https://openalex.org/W2097488837","https://openalex.org/W2104792210","https://openalex.org/W2109866575","https://openalex.org/W2119001152","https://openalex.org/W2125566184","https://openalex.org/W2135764410","https://openalex.org/W2143687662","https://openalex.org/W2166978909","https://openalex.org/W2171258019","https://openalex.org/W2173776306","https://openalex.org/W2798583386","https://openalex.org/W6662356764"],"related_works":["https://openalex.org/W2740157106","https://openalex.org/W155150502","https://openalex.org/W1562956146","https://openalex.org/W1489084835","https://openalex.org/W2567376309","https://openalex.org/W1947320095","https://openalex.org/W2002742877","https://openalex.org/W2141511266","https://openalex.org/W4389570995","https://openalex.org/W4231082137"],"abstract_inverted_index":{"The":[0,30,137],"concept":[1],"of":[2,23,62,71,126,146,173],"Low":[3],"Density":[4],"Parity":[5],"Check":[6,128],"(LDPC)":[7],"coding":[8],"over":[9,199],"Galois":[10],"Fields":[11],"GF":[12,46],"(q":[13],"=":[14],"2":[15],"<sup":[16],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[17],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">p</sup>":[18],")":[19],"is":[20,37,56,65,103,140],"a":[21,63,67,88,144,190],"generalization":[22],"the":[24,50,53,59,72,77,98,115,123,127,134,147,150,155,159,163,171,183],"industry":[25],"standard":[26],"binary":[27],"LDPC":[28],"coding.":[29],"performance":[31],"for":[32,40,106,182,189],"short":[33],"block":[34],"length":[35],"codes":[36,42],"significantly":[38],"higher":[39,44],"non-binary":[41],"(over":[43],"order":[45],"fields),":[47],"but":[48],"on":[49],"other":[51],"hand,":[52],"decoding":[54,116],"complexity":[55],"increased.":[57],"Therefore":[58],"hardware":[60],"implementation":[61],"decoder":[64,99,164],"still":[66],"challenging":[68],"task.":[69],"Most":[70],"few":[73],"implementations":[74],"known":[75],"from":[76,97],"literature":[78],"use":[79],"multiplierless":[80],"computing":[81],"units.":[82],"In":[83,158],"this":[84],"article":[85,160],"we":[86,161],"present":[87,162],"different":[89],"approach":[90,102],"that":[91,119,166],"does":[92],"not":[93],"exclude":[94],"multiplier":[95,151],"blocks":[96],"module.":[100],"This":[101],"specifically":[104],"intended":[105],"FPGA":[107,156],"(Field":[108],"Programmable":[109],"Gate":[110],"Array)":[111],"implementation.":[112],"We":[113,177],"propose":[114],"algorithm":[117,148],"formulation":[118],"uses":[120],"multiplications":[121],"in":[122,133,154],"computation":[124],"step":[125],"Nodes":[129],"and":[130,170,186],"summations":[131],"performed":[132],"Bit":[135],"Nodes.":[136],"main":[138],"reason":[139],"to":[141,149],"enable":[142],"mapping":[143],"part":[145],"cores":[152],"available":[153],"devices.":[157],"structure":[165],"has":[167],"been":[168],"developed":[169],"construction":[172],"its":[174],"building":[175],"blocks.":[176],"also":[178],"provide":[179],"synthesis":[180],"results":[181,188],"Xilinx":[184],"FPGAs":[185],"simulation":[187],"simple":[191],"BPSK":[192],"(Binary":[193],"Phase":[194],"Shift":[195],"Keying)":[196],"modulation":[197],"model":[198],"AWGN":[200],"(Additive":[201],"White":[202],"Gaussian":[203],"Noise)":[204],"channel.":[205]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}