{"id":"https://openalex.org/W7128990893","doi":"https://doi.org/10.1109/ccmcc67628.2025.11380746","title":"A 28nm 26.9 Mb/mm <sup>2</sup> x 43.1 TOPS/W Fully Digital Task-Flexible Compute-in-ROM/SRAM Macro for Energy-Efficient Edge AI Inference","display_name":"A 28nm 26.9 Mb/mm <sup>2</sup> x 43.1 TOPS/W Fully Digital Task-Flexible Compute-in-ROM/SRAM Macro for Energy-Efficient Edge AI Inference","publication_year":2025,"publication_date":"2025-10-08","ids":{"openalex":"https://openalex.org/W7128990893","doi":"https://doi.org/10.1109/ccmcc67628.2025.11380746"},"language":null,"primary_location":{"id":"doi:10.1109/ccmcc67628.2025.11380746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccmcc67628.2025.11380746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041252864","display_name":"Tianyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyi Yu","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116057763","display_name":"Ling-An Cheong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ling-An Cheong","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101407856","display_name":"Zhonghao Chen","orcid":"https://orcid.org/0009-0002-1397-6822"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhonghao Chen","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113882543","display_name":"Teng Yi","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Teng Yi","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121518105","display_name":"Yongpan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126172818","display_name":"Huazhong Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5121478484","display_name":"Xueqing Li","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,LFET/BNRist/SKLSNC,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.42890000343322754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.42890000343322754,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.19429999589920044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.14159999787807465,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5928999781608582},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5774999856948853},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5636000037193298},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4715000092983246},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4706999957561493},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46380001306533813},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4426000118255615},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4422000050544739},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.42829999327659607}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7896999716758728},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5928999781608582},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5774999856948853},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5636000037193298},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4715000092983246},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4706999957561493},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46380001306533813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4602999985218048},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4426000118255615},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4422000050544739},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43369999527931213},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.42829999327659607},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.40939998626708984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.398499995470047},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.3968000113964081},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3817000091075897},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.38109999895095825},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3456999957561493},{"id":"https://openalex.org/C89836824","wikidata":"https://www.wikidata.org/wiki/Q160710","display_name":"Read-only memory","level":2,"score":0.34040001034736633},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30570000410079956},{"id":"https://openalex.org/C99821215","wikidata":"https://www.wikidata.org/wiki/Q1136583","display_name":"Swap (finance)","level":2,"score":0.30379998683929443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2971000075340271},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.2897999882698059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2842000126838684},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.27219998836517334},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.26739999651908875},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.26489999890327454},{"id":"https://openalex.org/C157170001","wikidata":"https://www.wikidata.org/wiki/Q4781507","display_name":"Applications of artificial intelligence","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.2605000138282776},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.2572000026702881},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25290000438690186}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccmcc67628.2025.11380746","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccmcc67628.2025.11380746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9058120846748352,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W4282000367","https://openalex.org/W4292169167","https://openalex.org/W4312121090","https://openalex.org/W4360605725","https://openalex.org/W4360606939","https://openalex.org/W4388469767","https://openalex.org/W4406895079","https://openalex.org/W4408151634","https://openalex.org/W4408183214","https://openalex.org/W4408183362","https://openalex.org/W4409474245","https://openalex.org/W4410553337","https://openalex.org/W4411948464"],"related_works":[],"abstract_inverted_index":{"This":[0,41],"paper":[1],"presents":[2],"a":[3,14,32,44,70,89,114],"fully":[4],"digital":[5],"compute-in-ROM/SRAM":[6],"macro":[7,68],"for":[8,56],"edge":[9],"AI":[10],"acceleration,":[11],"fabricated":[12],"in":[13,99,117,131],"28nm":[15],"CMOS":[16],"technology.":[17],"The":[18,65],"proposed":[19,66,140],"architecture":[20,93],"integrates":[21],"18Mb":[22],"of":[23,28,36],"compressed":[24],"ROM":[25,47,67],"with":[26],"8Kb":[27],"trainable":[29],"SRAM,":[30],"achieving":[31,124],"record-high":[33],"memory":[34],"density":[35,118],"26.9":[37],"Mb/mm<sup":[38,128],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[39,129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[40],"work":[42],"introduces":[43],"novel":[45],"sparsity-aware":[46],"mapping":[48],"mechanism,":[49],"reducing":[50],"area":[51],"by":[52,79],"91%":[53],"and":[54,58],"88%":[55],"sparse":[57],"dense":[59],"weights":[60],"compared":[61],"to":[62],"SRAM":[63],"implementation.":[64],"employs":[69],"value-aware":[71],"balanced":[72],"adder":[73],"tree":[74],"that":[75,94],"enhances":[76],"computing":[77],"throughput":[78],"28%":[80],"via":[81],"critical":[82],"path":[83],"optimization.":[84],"Furthermore,":[85],"this":[86],"chip":[87],"utilizes":[88],"scalable":[90],"ROM/SRAM":[91],"hybrid":[92],"maintains":[95],"<0.5%":[96],"accuracy":[97],"loss":[98],"transfer":[100],"learning":[101],"scenarios,":[102],"while":[103],"supporting":[104],"model":[105],"expansion":[106],"through":[107],"time-division":[108],"multiplexing":[109],"(TDM).":[110],"Measurement":[111],"results":[112],"demonstrate":[113],"7.940.3x":[115],"improvement":[116],"FoM":[119],"over":[120],"prior":[121],"CiM":[122,150],"designs,":[123],"1159.4":[125],"TOPS/W":[126],"x":[127],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[130],"SWaP":[132],"(Space-Wattageand-Performance-Density)":[133],"metric.":[134],"For":[135],"complete":[136],"inference":[137],"tasks,":[138],"the":[139],"design":[141],"exhibits":[142],"43.8x":[143],"higher":[144],"energy":[145],"efficiency":[146],"than":[147],"volatile":[148],"SRAM/eDRAM":[149],"works.":[151]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2026-02-17T00:00:00"}