{"id":"https://openalex.org/W7129133466","doi":"https://doi.org/10.1109/ccmcc67628.2025.11380739","title":"Exploiting LPDDR6 Metadata to Cache Byte-Addressable Non-Volatile Main Memories","display_name":"Exploiting LPDDR6 Metadata to Cache Byte-Addressable Non-Volatile Main Memories","publication_year":2025,"publication_date":"2025-10-08","ids":{"openalex":"https://openalex.org/W7129133466","doi":"https://doi.org/10.1109/ccmcc67628.2025.11380739"},"language":null,"primary_location":{"id":"doi:10.1109/ccmcc67628.2025.11380739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccmcc67628.2025.11380739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114393497","display_name":"Nils Wilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I25974101","display_name":"University of W\u00fcrzburg","ror":"https://ror.org/00fbnyb24","country_code":"DE","type":"education","lineage":["https://openalex.org/I25974101"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nils Wilbert","raw_affiliation_strings":["University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany","institution_ids":["https://openalex.org/I25974101"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5095044701","display_name":"Derek Christ","orcid":"https://orcid.org/0009-0005-4234-6362"},"institutions":[{"id":"https://openalex.org/I25974101","display_name":"University of W\u00fcrzburg","ror":"https://ror.org/00fbnyb24","country_code":"DE","type":"education","lineage":["https://openalex.org/I25974101"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Derek Christ","raw_affiliation_strings":["University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany","institution_ids":["https://openalex.org/I25974101"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5124363092","display_name":"Matthias Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I25974101","display_name":"University of W\u00fcrzburg","ror":"https://ror.org/00fbnyb24","country_code":"DE","type":"education","lineage":["https://openalex.org/I25974101"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Jung","raw_affiliation_strings":["University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of W&#x00FC;rzburg,W&#x00FC;rzburg,Germany","institution_ids":["https://openalex.org/I25974101"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25974101"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.62182035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8697999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.8697999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.030400000512599945,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.02290000021457672,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7904000282287598},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6633999943733215},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5985999703407288},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.579800009727478},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5482000112533569},{"id":"https://openalex.org/keywords/metadata","display_name":"Metadata","score":0.5238000154495239},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.45669999718666077}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8637999892234802},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7904000282287598},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6633999943733215},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5985999703407288},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.579800009727478},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5482000112533569},{"id":"https://openalex.org/C93518851","wikidata":"https://www.wikidata.org/wiki/Q180160","display_name":"Metadata","level":2,"score":0.5238000154495239},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.45669999718666077},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4153999984264374},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.39410001039505005},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3702999949455261},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.3562000095844269},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3529999852180481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3492000102996826},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.33180001378059387},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3125999867916107},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.30239999294281006},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.27090001106262207},{"id":"https://openalex.org/C2779489174","wikidata":"https://www.wikidata.org/wiki/Q6822246","display_name":"Metadata management","level":3,"score":0.2632000148296356},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25279998779296875},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccmcc67628.2025.11380739","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccmcc67628.2025.11380739","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Cross-Disciplinary Conference on Memory-Centric Computing (CCMCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9042131900787354}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W2014541527","https://openalex.org/W2048588974","https://openalex.org/W2082982763","https://openalex.org/W2102449048","https://openalex.org/W2156499539","https://openalex.org/W2433234826","https://openalex.org/W2526202524","https://openalex.org/W2792113460","https://openalex.org/W2964213529","https://openalex.org/W2968671528","https://openalex.org/W2982726777","https://openalex.org/W3020854078","https://openalex.org/W3157701671","https://openalex.org/W4221013715","https://openalex.org/W4249006057","https://openalex.org/W4320067941","https://openalex.org/W4391110694","https://openalex.org/W4391249356","https://openalex.org/W4393145114","https://openalex.org/W4401212087","https://openalex.org/W4404954733","https://openalex.org/W4406014489","https://openalex.org/W4409248648","https://openalex.org/W4409426983","https://openalex.org/W4412174069"],"related_works":[],"abstract_inverted_index":{"DRAM":[0,25,125,134,147],"caches":[1],"are":[2,39],"a":[3,21,48,92,113,124,130,145],"well-known":[4],"measure":[5],"in":[6,170],"order":[7],"to":[8,41,56,168],"increase":[9],"the":[10,51,54,63,88,101,151,158],"lifetime":[11],"of":[12,23,53,109],"established":[13],"and":[14,132],"emerging":[15],"Non-Volatile":[16],"Memory":[17],"(NVM)":[18],"technologies.":[19],"However,":[20],"lot":[22],"these":[24],"cache":[26,58,64,78,126,135,148],"designs":[27],"come":[28],"at":[29],"great":[30],"additional":[31,83],"cost,":[32],"as":[33,43,60,62],"conventional":[34],"DRAMs,":[35],"including":[36],"their":[37],"standards,":[38],"designed":[40],"function":[42],"main":[44],"memory":[45,84,102],"rather":[46],"than":[47],"cache.":[49],"Particularly,":[50],"management":[52],"tag":[55],"identify":[57],"entries":[59,70],"well":[61],"flags":[65],"marking":[66],"invalid":[67],"or":[68],"modified":[69],"is":[71],"often":[72],"dealt":[73],"with":[74,87,136,144],"by":[75,166],"storing":[76],"this":[77,116,119],"metadata":[79,96,159],"in-line,":[80],"thus":[81,122],"requiring":[82],"accesses.":[85],"Introduced":[86],"novel":[89],"LPDDR6":[90],"standard,":[91],"new":[93],"extension":[94],"featuring":[95,157],"along":[97],"each":[98],"payload,":[99],"which":[100],"controller":[103],"can":[104,111,162],"use":[105],"for":[106,115],"any":[107],"purpose":[108],"choice,":[110],"provide":[112],"solution":[114],"issue.":[117],"In":[118],"paper,":[120],"we":[121,161],"propose":[123],"leveraging":[127],"LPDDR6,":[128],"creating":[129],"fast":[131],"scalable":[133],"low":[137],"implementation":[138],"costs.":[139],"By":[140],"comparing":[141],"our":[142],"approach":[143],"traditional":[146],"design":[149],"using":[150],"previous":[152],"generation":[153],"standard":[154],"LPDDR5,":[155],"not":[156],"extension,":[160],"reduce":[163],"energy":[164],"consumption":[165],"up":[167],"30%":[169],"real-world":[171],"application":[172],"scenarios.":[173]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-17T00:00:00"}
