{"id":"https://openalex.org/W7171982533","doi":"https://doi.org/10.1109/ccgrid68966.2026.00055","title":"S-MSHR: A Scalable MSHR Architecture Using Cache Tag Data-Ready Bits and Index Queues","display_name":"S-MSHR: A Scalable MSHR Architecture Using Cache Tag Data-Ready Bits and Index Queues","publication_year":2026,"publication_date":"2026-05-01","ids":{"openalex":"https://openalex.org/W7171982533","doi":"https://doi.org/10.1109/ccgrid68966.2026.00055"},"language":null,"primary_location":{"id":"doi:10.1109/ccgrid68966.2026.00055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccgrid68966.2026.00055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 26th International Symposium on Cluster, Cloud and Internet Computing (CCGrid)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5144170377","display_name":"Shuang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuang Wu","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144118611","display_name":"Xu Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xu Zhang","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144169095","display_name":"Yibin Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibin Xu","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144122069","display_name":"Yangyang Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yangyang Zhao","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144140142","display_name":"Tianyue Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tianyue Lu","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5144171637","display_name":"Mingyu Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingyu Chen","raw_affiliation_strings":["Institute of Computing Technology, CAS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"462","last_page":"471"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":null,"topics":[],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5195000171661377},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5022000074386597},{"id":"https://openalex.org/keywords/index","display_name":"Index (typography)","score":0.4187000095844269},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.41280001401901245},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.382099986076355},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3172999918460846},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.3082999885082245}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7760000228881836},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5195000171661377},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5022000074386597},{"id":"https://openalex.org/C2777382242","wikidata":"https://www.wikidata.org/wiki/Q6017816","display_name":"Index (typography)","level":2,"score":0.4187000095844269},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.41280001401901245},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.382099986076355},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.36160001158714294},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3172999918460846},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.3082999885082245},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.29899999499320984},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28870001435279846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.28119999170303345},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2766999900341034},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.26649999618530273},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.2635999917984009},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26080000400543213},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.2533000111579895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccgrid68966.2026.00055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccgrid68966.2026.00055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 IEEE 26th International Symposium on Cluster, Cloud and Internet Computing (CCGrid)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2026-08-01T00:00:00"}