{"id":"https://openalex.org/W7127291350","doi":"https://doi.org/10.1109/ccece64018.2025.11364440","title":"FPGA Implementation of SNN Based Multiple Input Multiple Output Neurons Using LIF Model","display_name":"FPGA Implementation of SNN Based Multiple Input Multiple Output Neurons Using LIF Model","publication_year":2025,"publication_date":"2025-05-26","ids":{"openalex":"https://openalex.org/W7127291350","doi":"https://doi.org/10.1109/ccece64018.2025.11364440"},"language":null,"primary_location":{"id":"doi:10.1109/ccece64018.2025.11364440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece64018.2025.11364440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048823489","display_name":"Yugal Kishore Maheshwari","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yugal Kishore Maheshwari","raw_affiliation_strings":["University of Waterloo,ECE Department,Waterloo,Ontario,Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo,ECE Department,Waterloo,Ontario,Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055566212","display_name":"Derek Wright","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Derek Wright","raw_affiliation_strings":["University of Waterloo,ECE Department,Waterloo,Ontario,Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo,ECE Department,Waterloo,Ontario,Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123894158","display_name":"Manoj Sachdev","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["University of Waterloo,ECE Department,Waterloo,Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo,ECE Department,Waterloo,Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.5057,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.7374961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"794","last_page":"795"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.5629000067710876,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.5629000067710876,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.17319999635219574,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.07670000195503235,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5849999785423279},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5691999793052673},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.5552999973297119},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.30880001187324524},{"id":"https://openalex.org/keywords/mimo","display_name":"MIMO","score":0.28929999470710754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6395999789237976},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5849999785423279},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5691999793052673},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.5552999973297119},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38830000162124634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3346000015735626},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.30880001187324524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28949999809265137},{"id":"https://openalex.org/C207987634","wikidata":"https://www.wikidata.org/wiki/Q176862","display_name":"MIMO","level":3,"score":0.28929999470710754},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2768000066280365},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27489998936653137},{"id":"https://openalex.org/C196697905","wikidata":"https://www.wikidata.org/wiki/Q2042052","display_name":"Input/output","level":2,"score":0.2741999924182892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2728999853134155},{"id":"https://openalex.org/C66949984","wikidata":"https://www.wikidata.org/wiki/Q7662043","display_name":"Synaptic weight","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece64018.2025.11364440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece64018.2025.11364440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2157239334","https://openalex.org/W4366966601","https://openalex.org/W4403977091"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"introduces":[2],"an":[3],"FPGA-based":[4],"implementation":[5],"of":[6,54],"a":[7,19],"spiking":[8],"neural":[9],"network":[10],"with":[11],"multiple":[12,14],"input":[13],"output":[15],"(MIMO)":[16],"neurons":[17],"using":[18],"leaky":[20],"integrate":[21],"and":[22],"fire":[23],"(LIF)":[24],"model.":[25],"A":[26],"weight":[27,41],"update":[28],"rule":[29],"is":[30],"applied":[31],"in":[32],"the":[33,51],"LIF":[34],"model":[35],"to":[36],"increase":[37],"or":[38,45],"decrease":[39],"synaptic":[40],"based":[42],"on":[43],"active":[44],"inactive":[46],"neurons.":[47,56],"Simulation":[48],"results":[49],"validate":[50],"working":[52],"functionality":[53],"MIMO":[55]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-02-04T00:00:00"}