{"id":"https://openalex.org/W3140331364","doi":"https://doi.org/10.1109/ccece53047.2021.9569051","title":"Modeling of MoS2 Tunnel Field Effect Transistor in Verilog-A for VLSI Circuit Design","display_name":"Modeling of MoS2 Tunnel Field Effect Transistor in Verilog-A for VLSI Circuit Design","publication_year":2021,"publication_date":"2021-09-12","ids":{"openalex":"https://openalex.org/W3140331364","doi":"https://doi.org/10.1109/ccece53047.2021.9569051","mag":"3140331364"},"language":"en","primary_location":{"id":"doi:10.1109/ccece53047.2021.9569051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece53047.2021.9569051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://repository.lsu.edu/eecs_pubs/2245","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112734545","display_name":"Md Azmot Ullah Khan","orcid":"https://orcid.org/0009-0004-8147-209X"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Md. Azmot Ullah Khan","raw_affiliation_strings":["Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014321126","display_name":"Naheem Olakunle Adesina","orcid":"https://orcid.org/0000-0003-1820-6325"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naheem Olakunle Adesina","raw_affiliation_strings":["Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA","institution_ids":["https://openalex.org/I121820613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044446232","display_name":"Jian Xu","orcid":"https://orcid.org/0000-0002-6595-8602"},"institutions":[{"id":"https://openalex.org/I121820613","display_name":"Louisiana State University","ror":"https://ror.org/05ect4e57","country_code":"US","type":"education","lineage":["https://openalex.org/I121820613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian Xu","raw_affiliation_strings":["Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA"],"affiliations":[{"raw_affiliation_string":"Division of Electrical and Computer Engineering, Louisiana State University, Baton Rouge, USA","institution_ids":["https://openalex.org/I121820613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112734545"],"corresponding_institution_ids":["https://openalex.org/I121820613"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.48477473,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"105","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6823188662528992},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5966050624847412},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5914709568023682},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5896607637405396},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5531604290008545},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.5497348308563232},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5449627041816711},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5224789381027222},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4893278479576111},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3713354468345642},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26110804080963135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18577644228935242},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.10080555081367493},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08452636003494263}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6823188662528992},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5966050624847412},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5914709568023682},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5896607637405396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5531604290008545},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.5497348308563232},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5449627041816711},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5224789381027222},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4893278479576111},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3713354468345642},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26110804080963135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18577644228935242},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.10080555081367493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08452636003494263},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ccece53047.2021.9569051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece53047.2021.9569051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.lsu.edu:eecs_pubs-3247","is_oa":true,"landing_page_url":"https://repository.lsu.edu/eecs_pubs/2245","pdf_url":null,"source":{"id":"https://openalex.org/S4210169993","display_name":"Civil War Book Review","issn_l":"1528-6592","issn":["1528-6592"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310315936","host_organization_name":"Louisiana State University","host_organization_lineage":["https://openalex.org/P4310315936"],"host_organization_lineage_names":["Louisiana State University"],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Faculty Publications","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:repository.lsu.edu:eecs_pubs-3247","is_oa":true,"landing_page_url":"https://repository.lsu.edu/eecs_pubs/2245","pdf_url":null,"source":{"id":"https://openalex.org/S4210169993","display_name":"Civil War Book Review","issn_l":"1528-6592","issn":["1528-6592"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310315936","host_organization_name":"Louisiana State University","host_organization_lineage":["https://openalex.org/P4310315936"],"host_organization_lineage_names":["Louisiana State University"],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Faculty Publications","raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1573242351","https://openalex.org/W1966150059","https://openalex.org/W2017871657","https://openalex.org/W2043771125","https://openalex.org/W2055146047","https://openalex.org/W2060922730","https://openalex.org/W2074972763","https://openalex.org/W2076349411","https://openalex.org/W2192681950","https://openalex.org/W2246926447","https://openalex.org/W2302276471","https://openalex.org/W2317254575","https://openalex.org/W2579990129","https://openalex.org/W2802491393","https://openalex.org/W2964674759","https://openalex.org/W3011487225","https://openalex.org/W3011524398","https://openalex.org/W3046543943","https://openalex.org/W3117639885","https://openalex.org/W3142075743","https://openalex.org/W3160153258","https://openalex.org/W4251835518","https://openalex.org/W6795019374"],"related_works":["https://openalex.org/W3119693822","https://openalex.org/W2527731084","https://openalex.org/W2188712114","https://openalex.org/W2619307913","https://openalex.org/W2572056115","https://openalex.org/W2617265001","https://openalex.org/W2015155483","https://openalex.org/W4200113551","https://openalex.org/W2560648274","https://openalex.org/W3021100968"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,39,45,49,59,96,102,106,113,129,142,159,164],"design":[4],"of":[5,16,42,48,58,66,105,145],"an":[6,139],"inverter,":[7],"half":[8,97],"adder,":[9],"and":[10,44,82,132],"ring":[11,114,146],"oscillator":[12,115,147],"using":[13],"compact":[14],"models":[15,26],"MoS2":[17],"channel-based":[18],"tunnel":[19],"field":[20],"effect":[21],"transistor":[22],"(TFET).":[23],"The":[24,56,88],"TFET":[25],"(both":[27],"nand":[28],"p-type)":[29],"are":[30,51],"written":[31],"in":[32,53,126],"high-level":[33],"hardware":[34],"language":[35],"Verilog-Analog":[36],"(Verilog-A)":[37],"following":[38],"analytical":[40],"model":[41,171],"[1]":[43],"output":[46,160],"characteristics":[47,161],"components":[50],"simulated":[52,89],"Cadence/Spectre":[54],"software.":[55],"performance":[57,148],"designed":[60],"inverter":[61],"(a":[62],"basic":[63],"building":[64],"block":[65],"VLSI":[67,179],"circuit)":[68],"is":[69],"analyzed":[70],"by":[71],"extracting":[72],"its":[73],"different":[74,154],"parameters,":[75],"such":[76],"as":[77],"transfer":[78],"characteristics,":[79],"power":[80,85,124],"dissipation":[81],"consumption,":[83],"delay,":[84],"delay":[86],"product.":[87],"outputs":[90],"(sum":[91],"&":[92],"carry)":[93],"obtained":[94,162],"from":[95,163],"adder":[98],"circuit":[99],"exactly":[100],"match":[101],"truth":[103],"table":[104],"circuit.":[107,180],"Moreover,":[108],"our":[109,170],"observation":[110],"reveals":[111],"that":[112],"can":[116],"operate":[117],"at":[118,152],"a":[119,176],"higher":[120],"frequency":[121],"with":[122],"lower":[123],"consumption":[125],"comparison":[127],"to":[128,141,172,175],"existing":[130],"CMOS":[131],"GFET":[133],"technologies.":[134],"We":[135],"have":[136],"also":[137],"reported":[138],"improvement":[140],"limiting":[143],"factor":[144],"i.e.":[149],"phase":[150],"noise":[151],"two":[153],"offset":[155],"frequencies.":[156],"With":[157],"all":[158],"commercial":[165],"software":[166],"simulation,":[167],"we":[168],"expect":[169],"be":[173],"applicable":[174],"real-time":[177],"low-power":[178]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}