{"id":"https://openalex.org/W3107243966","doi":"https://doi.org/10.1109/ccece47787.2020.9255748","title":"Learning-Based Reconfigurable Cache for Heterogeneous Chip Multiprocessors","display_name":"Learning-Based Reconfigurable Cache for Heterogeneous Chip Multiprocessors","publication_year":2020,"publication_date":"2020-08-30","ids":{"openalex":"https://openalex.org/W3107243966","doi":"https://doi.org/10.1109/ccece47787.2020.9255748","mag":"3107243966"},"language":"en","primary_location":{"id":"doi:10.1109/ccece47787.2020.9255748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece47787.2020.9255748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029381714","display_name":"Furat Al-Obaidy","orcid":"https://orcid.org/0000-0002-3876-3746"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Furat Al-Obaidy","raw_affiliation_strings":["Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040815201","display_name":"Araghvan Asad","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Araghvan Asad","raw_affiliation_strings":["Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah A. Mohammadi","raw_affiliation_strings":["Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15668752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8774672150611877},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7322763800621033},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.671181857585907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.614887535572052},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5339815616607666},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5329269766807556},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5154758095741272},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49659639596939087},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47973623871803284},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.4621376097202301},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45226046442985535},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4168933033943176},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4128100872039795},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4124654531478882}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8774672150611877},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7322763800621033},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.671181857585907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.614887535572052},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5339815616607666},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5329269766807556},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5154758095741272},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49659639596939087},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47973623871803284},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.4621376097202301},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45226046442985535},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4168933033943176},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4128100872039795},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4124654531478882},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece47787.2020.9255748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece47787.2020.9255748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W273714131","https://openalex.org/W1971898392","https://openalex.org/W1974823485","https://openalex.org/W2006312753","https://openalex.org/W2011443263","https://openalex.org/W2015230415","https://openalex.org/W2077601764","https://openalex.org/W2079707899","https://openalex.org/W2131413854","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2204664557","https://openalex.org/W2346685430","https://openalex.org/W2583412247","https://openalex.org/W2587792953","https://openalex.org/W2605398378","https://openalex.org/W2753463544","https://openalex.org/W2897519942","https://openalex.org/W2898052890","https://openalex.org/W2898122376","https://openalex.org/W2913066962","https://openalex.org/W2963681519","https://openalex.org/W2979729662","https://openalex.org/W2979921829","https://openalex.org/W2980002279","https://openalex.org/W3105208701","https://openalex.org/W4240482089","https://openalex.org/W4255103824","https://openalex.org/W6651700774","https://openalex.org/W6755566712"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2031173804","https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W3085471909","https://openalex.org/W2148571123","https://openalex.org/W2734782074","https://openalex.org/W2115222420","https://openalex.org/W2012518269","https://openalex.org/W2146079099"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,22,52,57,76],"new":[4,53],"energy-efficient":[5],"reconfigurable":[6],"cache":[7,35,63],"architecture":[8],"for":[9],"chip":[10,78],"multiprocessors":[11],"is":[12],"proposed.":[13],"We":[14],"formulate":[15],"the":[16,30,33,37,43,69],"reconfiguration":[17],"problem":[18],"based":[19],"on":[20],"using":[21],"machine":[23],"learning":[24],"technique.":[25],"The":[26],"proposed":[27,70],"approach":[28,54],"predicts":[29],"latency":[31],"of":[32,45,75],"last-level":[34],"in":[36,91],"next":[38],"interval":[39],"and":[40,86],"then":[41],"detects":[42],"type":[44],"it":[46],"at":[47],"runtime.":[48],"This":[49],"work":[50],"provides":[51],"that":[55,68],"uses":[56],"neural":[58],"network":[59],"algorithm":[60],"to":[61,93],"reconfigure":[62],"components.":[64],"Experimental":[65],"results":[66],"show":[67],"design":[71],"improves":[72],"energy":[73],"consumption":[74],"three-dimensional":[77],"multiprocessor":[79],"with":[80],"16":[81],"cores":[82],"by":[83,88],"about":[84,89],"45%":[85],"performance":[87],"13%":[90],"compared":[92],"non-reconfigurable":[94],"baselines.":[95]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}