{"id":"https://openalex.org/W3107926654","doi":"https://doi.org/10.1109/ccece47787.2020.9255695","title":"Placement with Sequence-Pair-Driven TCG for Advanced Analog Constraints","display_name":"Placement with Sequence-Pair-Driven TCG for Advanced Analog Constraints","publication_year":2020,"publication_date":"2020-08-30","ids":{"openalex":"https://openalex.org/W3107926654","doi":"https://doi.org/10.1109/ccece47787.2020.9255695","mag":"3107926654"},"language":"en","primary_location":{"id":"doi:10.1109/ccece47787.2020.9255695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece47787.2020.9255695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014216208","display_name":"Lian He","orcid":"https://orcid.org/0009-0009-9639-4190"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lian He","raw_affiliation_strings":["Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059244271","display_name":"Zhenxin Zhao","orcid":"https://orcid.org/0000-0003-4902-353X"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zhenxin Zhao","raw_affiliation_strings":["Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067333778","display_name":"Yuanzhu Chen","orcid":"https://orcid.org/0000-0002-6998-6408"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yuanzhu Chen","raw_affiliation_strings":["Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Memorial University of Newfoundland, St. John's, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, St. John's, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transitive-closure","display_name":"Transitive closure","score":0.6827408671379089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6738706827163696},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5860999822616577},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.5225479006767273},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5127633213996887},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.4652676582336426},{"id":"https://openalex.org/keywords/transitive-reduction","display_name":"Transitive reduction","score":0.4404485821723938},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41864028573036194},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35606852173805237},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33150768280029297},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32044655084609985},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17653760313987732},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17046836018562317},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14064255356788635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11159715056419373}],"concepts":[{"id":"https://openalex.org/C128896722","wikidata":"https://www.wikidata.org/wiki/Q1501387","display_name":"Transitive closure","level":2,"score":0.6827408671379089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6738706827163696},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5860999822616577},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.5225479006767273},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5127633213996887},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.4652676582336426},{"id":"https://openalex.org/C129691609","wikidata":"https://www.wikidata.org/wiki/Q3088151","display_name":"Transitive reduction","level":5,"score":0.4404485821723938},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41864028573036194},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35606852173805237},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33150768280029297},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32044655084609985},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17653760313987732},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17046836018562317},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14064255356788635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11159715056419373},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C203776342","wikidata":"https://www.wikidata.org/wiki/Q1378376","display_name":"Line graph","level":3,"score":0.0},{"id":"https://openalex.org/C22149727","wikidata":"https://www.wikidata.org/wiki/Q7940747","display_name":"Voltage graph","level":4,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece47787.2020.9255695","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece47787.2020.9255695","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W22126472","https://openalex.org/W1719971006","https://openalex.org/W1727049600","https://openalex.org/W1899813288","https://openalex.org/W1947575180","https://openalex.org/W1970609371","https://openalex.org/W1980284003","https://openalex.org/W2003837070","https://openalex.org/W2020481760","https://openalex.org/W2106241469","https://openalex.org/W2128871015","https://openalex.org/W2129159815","https://openalex.org/W2141019759","https://openalex.org/W2170981420","https://openalex.org/W2332691800","https://openalex.org/W2408362903","https://openalex.org/W4240011581","https://openalex.org/W4247078132","https://openalex.org/W6600849004","https://openalex.org/W6639580983","https://openalex.org/W6640606685","https://openalex.org/W6645303437"],"related_works":["https://openalex.org/W2075704325","https://openalex.org/W1553139688","https://openalex.org/W1503149859","https://openalex.org/W2044040096","https://openalex.org/W2008080405","https://openalex.org/W4366828350","https://openalex.org/W2038086027","https://openalex.org/W2362009423","https://openalex.org/W2070329106","https://openalex.org/W2357069572"],"abstract_inverted_index":{"Although":[0],"demand":[1],"for":[2],"analog":[3,21,37,57,66,82],"integrated":[4],"circuits":[5],"(ICs)":[6],"keeps":[7],"increasing":[8],"in":[9,36,64,79],"a":[10,44],"broad":[11],"range":[12],"of":[13,75,107],"emerging":[14],"IoT":[15],"applications":[16],"along":[17],"with":[18,56],"technology":[19],"advancement,":[20],"layout":[22,68],"automation":[23],"still":[24],"largely":[25],"lags":[26],"behind":[27],"the":[28,65,72,76,90,105,108],"modern":[29],"digital":[30],"counterpart":[31],"due":[32],"to":[33,51],"high":[34],"complexity":[35,92],"design.":[38,69],"In":[39],"this":[40,84],"paper,":[41],"we":[42],"propose":[43],"sequence-pair":[45],"(SP)":[46],"driven":[47],"transitive-closure-graph":[48],"(TCG)":[49],"method":[50,78],"effectively":[52],"and":[53,101],"efficiently":[54],"deal":[55],"placement,":[58],"which":[59],"is":[60,86],"an":[61],"indispensable":[62],"stage":[63],"IC":[67],"Besides":[70],"discussing":[71],"promising":[73],"advantages":[74],"proposed":[77,109],"handling":[80],"advanced":[81],"constraints,":[83],"paper":[85],"mainly":[87],"focused":[88],"on":[89],"algorithmic":[91],"reduction":[93],"while":[94],"satisfying":[95],"symmetry":[96],"constraints.":[97],"Our":[98],"theoretical":[99],"analysis":[100],"experimental":[102],"results":[103],"demonstrate":[104],"efficacy":[106],"method.":[110]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}