{"id":"https://openalex.org/W2979729662","doi":"https://doi.org/10.1109/ccece.2019.8861876","title":"Reconfigurable Hybrid Cache Hierarchy in 3D Chip-Multi Processors Based on a Convex optimization Method","display_name":"Reconfigurable Hybrid Cache Hierarchy in 3D Chip-Multi Processors Based on a Convex optimization Method","publication_year":2019,"publication_date":"2019-05-05","ids":{"openalex":"https://openalex.org/W2979729662","doi":"https://doi.org/10.1109/ccece.2019.8861876","mag":"2979729662"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2019.8861876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2019.8861876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029381714","display_name":"Furat Al-Obaidy","orcid":"https://orcid.org/0000-0002-3876-3746"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Furat AL-Obaidy","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041995126","display_name":"Arghavan Asad","orcid":"https://orcid.org/0000-0001-9254-9479"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arghavan Asad","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":1.0786,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74408547,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7825037837028503},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.71946120262146},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6348090767860413},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6267289519309998},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.596650242805481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5667951703071594},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5462505221366882},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5117557048797607},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.49649959802627563},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.49610885977745056},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4721555709838867},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.45786362886428833},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.4379951059818268},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4360140860080719},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4136159420013428},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3125550150871277},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3108704686164856},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.28704869747161865},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24407660961151123}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7825037837028503},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.71946120262146},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6348090767860413},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6267289519309998},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.596650242805481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5667951703071594},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5462505221366882},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5117557048797607},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.49649959802627563},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.49610885977745056},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4721555709838867},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.45786362886428833},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.4379951059818268},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4360140860080719},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4136159420013428},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3125550150871277},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3108704686164856},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.28704869747161865},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24407660961151123}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2019.8861876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2019.8861876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W2002671355","https://openalex.org/W2010202670","https://openalex.org/W2011443263","https://openalex.org/W2015230415","https://openalex.org/W2025746628","https://openalex.org/W2028802049","https://openalex.org/W2042076387","https://openalex.org/W2069982657","https://openalex.org/W2077505860","https://openalex.org/W2081166399","https://openalex.org/W2084007230","https://openalex.org/W2104644701","https://openalex.org/W2113642685","https://openalex.org/W2116175063","https://openalex.org/W2131413854","https://openalex.org/W2135948795","https://openalex.org/W2147926533","https://openalex.org/W2169875292","https://openalex.org/W2171762108","https://openalex.org/W2296319761","https://openalex.org/W2464177207","https://openalex.org/W2610938932","https://openalex.org/W2746895391","https://openalex.org/W2996833377","https://openalex.org/W4240482089","https://openalex.org/W4250589301","https://openalex.org/W4251535115","https://openalex.org/W6675472944","https://openalex.org/W6677377052"],"related_works":["https://openalex.org/W4299915517","https://openalex.org/W2606565524","https://openalex.org/W1531802798","https://openalex.org/W2183575955","https://openalex.org/W2126827366","https://openalex.org/W5673888","https://openalex.org/W2380172837","https://openalex.org/W2777807954","https://openalex.org/W2099988355","https://openalex.org/W2086807722"],"abstract_inverted_index":{"To":[0],"overcome":[1],"the":[2,68,76,81,86,104,108],"challenges":[3],"in":[4,61,67],"Chip-Multi":[5],"Processor":[6],"(CMP)":[7],"design":[8,106],"as":[9,25],"memory":[10,13,17,119],"static":[11],"power,":[12,42],"wall,":[14],"and":[15,28,45,116,122],"limited":[16],"bandwidth,":[18],"by":[19],"using":[20,36],"hybrid":[21,58,118],"cache":[22,59,70,82,114],"technologies":[23,38],"such":[24],"SRAM,":[26],"DRAM,":[27],"STT-RAM.":[29],"Besides":[30],"that,":[31],"many":[32],"characteristics":[33],"are":[34,65],"extracted":[35],"these":[37],"like":[39],"low":[40],"leakage":[41],"high-density":[43],"storage,":[44],"non-volatility.":[46],"In":[47],"this":[48],"paper,":[49],"we":[50],"provide":[51],"an":[52],"interesting":[53],"approach":[54],"for":[55],"a":[56,98],"reconfigurable":[57],"architecture,":[60],"which":[62,101],"STT-RAM":[63],"banks":[64],"arranged":[66],"last":[69],"level":[71],"with":[72],"SRAM":[73,113],"banks.":[74],"Furthermore,":[75],"reconfiguration":[77],"mechanism":[78],"dynamically":[79],"adapts":[80],"space":[83],"based":[84],"on":[85,97],"estimated":[87],"optimal":[88],"bandwidth":[89],"demands":[90],"of":[91],"different":[92],"applications.":[93,124],"We":[94],"execute":[95],"experiments":[96],"16-core":[99],"CMP":[100],"shows":[102],"that":[103],"proposed":[105],"improves":[107],"power":[109],"consumption":[110],"higher":[111],"than":[112],"only":[115],"non-reconfigurable":[117],"under":[120],"multi-programmed":[121],"multithreaded":[123]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}