{"id":"https://openalex.org/W2650929559","doi":"https://doi.org/10.1109/ccece.2017.7946829","title":"A pipelined architecture for user-defined floating-point complex division on FPGA","display_name":"A pipelined architecture for user-defined floating-point complex division on FPGA","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2650929559","doi":"https://doi.org/10.1109/ccece.2017.7946829","mag":"2650929559"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000473179","display_name":"Shaobing Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shaobing Huang","raw_affiliation_strings":["School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100746816","display_name":"Li Yu","orcid":"https://orcid.org/0000-0003-4791-9578"},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Yu","raw_affiliation_strings":["National University of Defense Technology, Changsha, Hunan, CN"],"affiliations":[{"raw_affiliation_string":"National University of Defense Technology, Changsha, Hunan, CN","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108623945","display_name":"Fangjian Han","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fang-jian Han","raw_affiliation_strings":["School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110713758","display_name":"Yiwen Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I170215575","display_name":"National University of Defense Technology","ror":"https://ror.org/05d2yfz11","country_code":"CN","type":"education","lineage":["https://openalex.org/I170215575"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiwen Luo","raw_affiliation_strings":["School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, National University of Defense Technology, Changsha, China","institution_ids":["https://openalex.org/I170215575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000473179"],"corresponding_institution_ids":["https://openalex.org/I170215575"],"apc_list":null,"apc_paid":null,"fwci":1.5898,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84915101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.9663641452789307},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8162732124328613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7986268401145935},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7983532547950745},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.7662642002105713},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6603481769561768},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6456589698791504},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4984445571899414},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.462890088558197},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4602813124656677},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4455629885196686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41511788964271545},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1526927649974823},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.14084762334823608}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.9663641452789307},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8162732124328613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7986268401145935},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7983532547950745},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.7662642002105713},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6603481769561768},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6456589698791504},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4984445571899414},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.462890088558197},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4602813124656677},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4455629885196686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41511788964271545},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1526927649974823},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.14084762334823608},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1541040629","https://openalex.org/W1554747120","https://openalex.org/W1693331953","https://openalex.org/W1895318900","https://openalex.org/W1971436293","https://openalex.org/W1981438242","https://openalex.org/W2000123574","https://openalex.org/W2031868976","https://openalex.org/W2099662985","https://openalex.org/W2118495140","https://openalex.org/W2155385791","https://openalex.org/W2165533751","https://openalex.org/W2165693312","https://openalex.org/W4237611199"],"related_works":["https://openalex.org/W2080235730","https://openalex.org/W2810194576","https://openalex.org/W2355127684","https://openalex.org/W2347617805","https://openalex.org/W2904030123","https://openalex.org/W2389765791","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W3028347934","https://openalex.org/W2185692674"],"abstract_inverted_index":{"A":[0],"novel":[1],"high":[2],"performance":[3],"pipelined":[4,60],"implementation":[5,61,85],"architecture":[6],"for":[7],"user-defined":[8,33],"floating-point":[9,34],"complex":[10,44],"division":[11,26],"is":[12,21,47,63,71],"presented.":[13],"The":[14],"major":[15],"part":[16],"of":[17,42,96],"the":[18,40,43,51,57,83,89,94],"proposed":[19,52,58,84],"algorithm":[20],"derived":[22],"from":[23],"conventional":[24,90],"Goldschmidt":[25,54],"algorithm.":[27,55],"This":[28],"paper":[29],"first":[30],"describes":[31],"related":[32],"arithmetic":[35],"based":[36,49],"on":[37,50,73],"FPGA.":[38],"Then":[39],"core":[41],"division:":[45],"(A+jC)/B":[46],"implemented":[48],"modified":[53],"Finally,":[56],"fully":[59],"architectures":[62],"co-simulated":[64],"by":[65],"Modelsim":[66],"and":[67,69,77],"Simulink,":[68],"it":[70],"synthesized":[72],"FPGA":[74],"using":[75],"Verilog":[76],"VHDL.":[78],"Our":[79],"simulation":[80],"shows":[81],"that":[82],"performs":[86],"better":[87],"than":[88],"schemes":[91],"in":[92],"reducing":[93],"consumption":[95],"hardware":[97],"resources.":[98]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}