{"id":"https://openalex.org/W2622672083","doi":"https://doi.org/10.1109/ccece.2017.7946826","title":"An FPGA implementation of a custom JPEG image decoder SoC module","display_name":"An FPGA implementation of a custom JPEG image decoder SoC module","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2622672083","doi":"https://doi.org/10.1109/ccece.2017.7946826","mag":"2622672083"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042692755","display_name":"G. Kyrtsakas","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"G. Kyrtsakas","raw_affiliation_strings":["Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027205150","display_name":"Roberto Muscedere","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Muscedere","raw_affiliation_strings":["Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042692755"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.091,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.43899607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7680041790008545},{"id":"https://openalex.org/keywords/jpeg","display_name":"JPEG","score":0.7165971994400024},{"id":"https://openalex.org/keywords/huffman-coding","display_name":"Huffman coding","score":0.6533480882644653},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5975945591926575},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5746185779571533},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.5594063997268677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5243169069290161},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5221062898635864},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4979736804962158},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4434443712234497},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.42069652676582336},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.26216500997543335},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18416181206703186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7680041790008545},{"id":"https://openalex.org/C198751489","wikidata":"https://www.wikidata.org/wiki/Q2195","display_name":"JPEG","level":3,"score":0.7165971994400024},{"id":"https://openalex.org/C46900642","wikidata":"https://www.wikidata.org/wiki/Q2647","display_name":"Huffman coding","level":3,"score":0.6533480882644653},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5975945591926575},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5746185779571533},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.5594063997268677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5243169069290161},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5221062898635864},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4979736804962158},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4434443712234497},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.42069652676582336},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.26216500997543335},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18416181206703186},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946826","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946826","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1842996957","https://openalex.org/W1977850862","https://openalex.org/W1994132811","https://openalex.org/W2018843564","https://openalex.org/W2099563019","https://openalex.org/W2105815873","https://openalex.org/W2123243337","https://openalex.org/W2140196014","https://openalex.org/W2155199397","https://openalex.org/W2158664566"],"related_works":["https://openalex.org/W1966933208","https://openalex.org/W2123243337","https://openalex.org/W2787337197","https://openalex.org/W2147992969","https://openalex.org/W2147471256","https://openalex.org/W3015832319","https://openalex.org/W2798369277","https://openalex.org/W2770398825","https://openalex.org/W2747586485","https://openalex.org/W2765561694"],"abstract_inverted_index":{"An":[0],"important":[1],"feature":[2],"of":[3,21,43,117,122,174],"today's":[4],"mobile":[5,32,58],"devices":[6],"is":[7,39,89,111,188],"their":[8,68],"ability":[9,69],"to":[10,70,95,113,163,181,190],"capture":[11],"and":[12,61,132,150],"display":[13],"high":[14],"resolution":[15],"photos":[16],"in":[17,27,67,75,197],"an":[18,141,151,172],"acceptable":[19],"amount":[20],"time.":[22],"These":[23],"images":[24],"are":[25],"stored":[26],"flash":[28],"memory":[29],"on":[30,56,83,134,167],"the":[31,35,49,97,115,118,168,182],"device":[33,138],"using":[34],"JPEG":[36,72,125],"codec":[37],"which":[38,139,195],"almost":[40],"a":[41,44,76,106,124,191,198],"quarter":[42],"century":[45],"old":[46],"but":[47],"remains":[48],"industry":[50],"standard.":[51],"With":[52],"increasing":[53,84],"pixel":[54],"counts":[55],"both":[57],"image":[59,73],"sensors":[60],"screens,":[62],"software":[63,165],"solutions":[64],"will":[65],"struggle":[66],"decode":[71],"data":[74],"reasonable":[77],"time":[78],"since":[79],"they":[80],"rely":[81],"solely":[82],"CPU":[85,98,116,149,170],"power.":[86],"The":[87,154,185],"need":[88],"becoming":[90],"clearer":[91],"for":[92],"hardware":[93],"acceleration":[94],"replace":[96],"when":[99],"decoding":[100,123],"large":[101],"images.":[102],"This":[103,127],"paper":[104],"presents":[105],"System-on-Chip":[107],"(SoC)":[108],"module":[109,129,156],"that":[110],"able":[112,162],"relieve":[114],"computationally":[119],"intense":[120],"task":[121],"image.":[126,184],"SoC":[128,155],"was":[130,161],"developed":[131],"tested":[133],"Xilinx":[135],"Zynq":[136],"(a":[137],"integrates":[140],"ARM":[142],"dual":[143],"core":[144],"667":[145],"MHz":[146,160],"Cortex":[147],"A9":[148],"Artix-7":[152],"FPGA).":[153],"operating":[157],"at":[158],"50":[159],"outperform":[164],"running":[166],"onboard":[169],"by":[171],"average":[173],"4.25":[175],"times":[176],"while":[177],"being":[178],"more":[179],"accurate":[180],"original":[183],"speed":[186],"up":[187],"attributed":[189],"novel":[192],"Huffman":[193],"decoder":[194],"operates":[196],"single":[199],"cycle.":[200]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}