{"id":"https://openalex.org/W2664249309","doi":"https://doi.org/10.1109/ccece.2017.7946813","title":"An improved algorithm for IMPLY logic based memristive Full-adder","display_name":"An improved algorithm for IMPLY logic based memristive Full-adder","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2664249309","doi":"https://doi.org/10.1109/ccece.2017.7946813","mag":"2664249309"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063322669","display_name":"Shokat Ganjeheizadeh Rohani","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Shokat Ganjeheizadeh Rohani","raw_affiliation_strings":["Institute of Computer Technology, TU Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050080301","display_name":"Nima TaheriNejad","orcid":"https://orcid.org/0000-0002-1295-0332"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Nima TaheriNejad","raw_affiliation_strings":["Institute of Computer Technology, TU Wien, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, TU Wien, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063322669"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":1.1467,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.79749845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9684215784072876},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7824902534484863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.673835039138794},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.659853458404541},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.6389776468276978},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5612636804580688},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46582266688346863},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45941054821014404},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4389362037181854},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4379331171512604},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37486913800239563},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35587412118911743},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3423037528991699},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32661259174346924},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.26997318863868713},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.22109472751617432},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21228957176208496},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15928751230239868},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15763145685195923},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1341240108013153},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06517130136489868}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9684215784072876},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7824902534484863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.673835039138794},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.659853458404541},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.6389776468276978},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5612636804580688},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46582266688346863},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45941054821014404},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4389362037181854},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4379331171512604},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37486913800239563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35587412118911743},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3423037528991699},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32661259174346924},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.26997318863868713},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.22109472751617432},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21228957176208496},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15928751230239868},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15763145685195923},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1341240108013153},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06517130136489868}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1570973910","https://openalex.org/W1979543683","https://openalex.org/W1986623396","https://openalex.org/W1990733256","https://openalex.org/W2000747118","https://openalex.org/W2004640050","https://openalex.org/W2036687738","https://openalex.org/W2036850929","https://openalex.org/W2053840095","https://openalex.org/W2059441802","https://openalex.org/W2066280488","https://openalex.org/W2079756960","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2164577583","https://openalex.org/W2514437230","https://openalex.org/W2542473330","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W4292697011","https://openalex.org/W2086672837","https://openalex.org/W2909534142","https://openalex.org/W4367187682","https://openalex.org/W1940420793","https://openalex.org/W3212508523","https://openalex.org/W1995352804","https://openalex.org/W3207218810","https://openalex.org/W2895545069","https://openalex.org/W1872623660"],"abstract_inverted_index":{"Memristor":[0],"characteristics":[1],"like":[2],"high":[3],"speed,":[4],"low":[5],"power,":[6],"and":[7,22,108],"passive":[8],"memory":[9,28],"retention":[10],"make":[11],"it":[12],"suitable":[13],"for":[14],"application":[15,45],"in":[16,71],"several":[17],"fields.":[18],"Neuromorphic":[19],"systems,":[20],"digital":[21],"analog":[23],"circuits,":[24],"or":[25],"simply":[26],"a":[27,109],"unit,":[29],"are":[30],"some":[31],"of":[32,44,51,64,75,83,103,112],"these":[33],"applications.":[34],"A":[35],"memristor":[36],"exhibits":[37],"different":[38],"properties,":[39],"which":[40,56,73,90],"allow":[41],"each":[42],"field":[43],"to":[46],"take":[47],"the":[48,58,93,101],"desired":[49],"advantages":[50],"this":[52,84],"device.":[53],"Memristor-based":[54],"\u201cImplication\u201d,":[55],"implements":[57],"IMPLY":[59,94],"logic":[60,68],"using":[61],"material":[62],"properties":[63],"memristors,":[65],"makes":[66],"all":[67],"operations":[69],"possible":[70],"designs,":[72],"consists":[74],"only":[76,92],"memristors":[77],"as":[78],"fundamental":[79],"constituents.":[80],"The":[81],"focus":[82],"article":[85],"is":[86],"on":[87],"memristor-based":[88],"Full-adder,":[89],"uses":[91],"logic.":[95],"We":[96],"propose":[97],"an":[98],"algorithm":[99],"with":[100],"merit":[102],"needing":[104],"fewer":[105],"execution":[106],"steps":[107],"smaller":[110],"number":[111],"memristors.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-01-22T23:29:09.771500","created_date":"2025-10-10T00:00:00"}