{"id":"https://openalex.org/W2641281331","doi":"https://doi.org/10.1109/ccece.2017.7946667","title":"A study of maximum frequency in FPGA chips using mesh and toroid circuit topologies","display_name":"A study of maximum frequency in FPGA chips using mesh and toroid circuit topologies","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2641281331","doi":"https://doi.org/10.1109/ccece.2017.7946667","mag":"2641281331"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001273052","display_name":"Naraig Manjikian","orcid":null},"institutions":[{"id":"https://openalex.org/I204722609","display_name":"Queen's University","ror":"https://ror.org/02y72wh86","country_code":"CA","type":"education","lineage":["https://openalex.org/I204722609"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Naraig Manjikian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Queen's University, Kingston, Ontario, Canada","institution_ids":["https://openalex.org/I204722609"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5001273052"],"corresponding_institution_ids":["https://openalex.org/I204722609"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06229931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.752443253993988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5666717886924744},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5532816052436829},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5281194448471069},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4773421585559845},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.47726815938949585},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4654676914215088},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45655080676078796},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42232850193977356},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4140566289424896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27074527740478516},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2609875500202179},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22305414080619812},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2018662393093109},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.12425127625465393},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07274603843688965}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.752443253993988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5666717886924744},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5532816052436829},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5281194448471069},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4773421585559845},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.47726815938949585},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4654676914215088},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45655080676078796},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42232850193977356},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4140566289424896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27074527740478516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2609875500202179},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22305414080619812},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2018662393093109},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.12425127625465393},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07274603843688965},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2003856929","https://openalex.org/W2017275473","https://openalex.org/W2050176707","https://openalex.org/W2082131030"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W4242128654","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W3170806431","https://openalex.org/W2357289797"],"abstract_inverted_index":{"This":[0],"paper":[1],"characterizes":[2],"the":[3,56,80,117,164,168,179,183,188],"scaling":[4],"of":[5,19,99,128],"maximum":[6,165,180],"frequency":[7,166,181],"in":[8,150],"lower-performance":[9,184],"and":[10,22,31,39,49,55,74,86,109,136,158,174,191,206],"higher-performance":[11,169],"field-programmable":[12],"gate-array":[13],"(FPGA)":[14],"chips":[15,91,161],"as":[16,140],"a":[17,141,198],"function":[18],"circuit":[20,33,138,193],"size":[21],"complexity.":[23],"The":[24,113],"evaluation":[25],"is":[26,119,171],"based":[27],"on":[28,187],"synthesizing":[29],"mesh":[30],"toroid":[32],"topologies":[34],"with":[35,92],"parameterized":[36],"node":[37,43,58,132],"count":[38],"interconnect":[40,134],"width.":[41],"Each":[42],"accepts":[44],"two":[45,51],"input":[46],"bit":[47,53],"vectors":[48],"generates":[50],"output":[52],"vectors,":[54],"internal":[57],"logic":[59,64,94],"uses":[60],"either":[61],"simpler":[62],"multiplexer-based":[63],"or":[65],"more":[66],"complex":[67],"adder":[68],"logic.":[69],"Circuits":[70],"have":[71,76],"been":[72,77,104],"synthesized":[73],"results":[75,101,118,154],"compared":[78],"for":[79,106,116,130,143,155,167,182],"Altera":[81],"(now":[82],"Intel)":[83],"Cyclone":[84,107,156,204],"IV":[85,88,157,160],"Stratix":[87,110,159,207],"families":[89],"using":[90],"comparable":[93],"capacity.":[95],"A":[96],"smaller":[97],"collection":[98],"synthesis":[100],"has":[102],"also":[103],"obtained":[105],"V":[108,111,205,208],"chips.":[112,209],"primary":[114],"interest":[115],"to":[120],"provide,":[121],"within":[122],"each":[123],"chip":[124],"family,":[125],"an":[126],"envelope":[127],"performance":[129],"different":[131],"configurations,":[133],"widths,":[135],"overall":[137,192],"sizes":[139],"reference":[142],"actual":[144],"system":[145],"implementations.":[146],"Secondarily,":[147],"notwithstanding":[148],"differences":[149],"implementation":[151],"technology,":[152],"comparing":[153,203],"indicates":[162],"that":[163],"product":[170],"between":[172],"1.5":[173],"2.5":[175],"times":[176],"better":[177],"than":[178],"product,":[185],"depending":[186],"node/circuit":[189],"configuration":[190],"size.":[194],"Despite":[195],"some":[196],"anomalies,":[197],"similar":[199],"range":[200],"applies":[201],"when":[202]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}