{"id":"https://openalex.org/W2648506901","doi":"https://doi.org/10.1109/ccece.2017.7946666","title":"An efficient optimal clock network buffer sizing with slew consideration","display_name":"An efficient optimal clock network buffer sizing with slew consideration","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2648506901","doi":"https://doi.org/10.1109/ccece.2017.7946666","mag":"2648506901"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048680824","display_name":"Ali Farshidi","orcid":null},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ali Farshidi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080296896","display_name":"Logan Rakai","orcid":"https://orcid.org/0000-0002-4634-2183"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Logan Rakai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080379451","display_name":"Laleh Behjat","orcid":"https://orcid.org/0000-0002-8122-0990"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Laleh Behjat","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada","institution_ids":["https://openalex.org/I168635309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048680824"],"corresponding_institution_ids":["https://openalex.org/I168635309"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68983945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.8504648804664612},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7503538131713867},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6952414512634277},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6496192216873169},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6381383538246155},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6311936974525452},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6111612319946289},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5862700343132019},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5503279566764832},{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.49569857120513916},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4302135109901428},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3503601849079132},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2807760238647461},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20173245668411255},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19076615571975708},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11163970828056335}],"concepts":[{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.8504648804664612},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7503538131713867},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6952414512634277},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6496192216873169},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6381383538246155},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6311936974525452},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6111612319946289},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5862700343132019},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5503279566764832},{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.49569857120513916},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4302135109901428},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3503601849079132},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2807760238647461},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20173245668411255},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19076615571975708},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11163970828056335},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1528914157","https://openalex.org/W1982199193","https://openalex.org/W2027268352","https://openalex.org/W2084500359","https://openalex.org/W2096249168","https://openalex.org/W2104492856","https://openalex.org/W2107840737","https://openalex.org/W2112436999","https://openalex.org/W2121427769","https://openalex.org/W2121694082","https://openalex.org/W2125857172","https://openalex.org/W2138545737","https://openalex.org/W2139061105","https://openalex.org/W2142013193","https://openalex.org/W2149417654","https://openalex.org/W2158130267","https://openalex.org/W2518439725","https://openalex.org/W2518702004","https://openalex.org/W3148768868","https://openalex.org/W3154674285","https://openalex.org/W4233420466","https://openalex.org/W4245628782","https://openalex.org/W4299319444","https://openalex.org/W6657106385","https://openalex.org/W6726434221","https://openalex.org/W6726598073"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W1596690381","https://openalex.org/W2144282137","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W4247089581","https://openalex.org/W2087612346","https://openalex.org/W4233392352"],"abstract_inverted_index":{"One":[0],"of":[1],"the":[2,22,36,42,54,85,95,101,147],"challenging":[3],"stages":[4],"in":[5,21,41,116,136,146],"Very":[6],"Large":[7],"Scale":[8],"Integration":[9],"(VLSI)":[10],"design":[11],"is":[12,92],"clock":[13,55,75,97,106],"network":[14,56,76,98,107],"synthesis":[15],"that":[16],"plays":[17],"an":[18,48],"important":[19,38],"role":[20],"circuit":[23],"performance.":[24],"Digital":[25],"Integrated":[26],"Circuits":[27],"(IC)":[28],"include":[29],"synchronous":[30],"components":[31],"and":[32,74,80,103,109,119],"timing":[33],"criteria":[34],"are":[35],"most":[37],"performance":[39],"constraints":[40,82],"VLSI":[43],"designs.":[44],"This":[45],"paper":[46],"describes":[47],"efficient":[49],"optimal":[50,87],"method":[51],"to":[52,83,113,121,142],"solve":[53],"buffer":[57],"sizing":[58],"non-convex":[59],"optimization":[60],"problem.":[61],"We":[62,126],"use":[63],"a":[64,137],"geometric":[65],"programming":[66],"format":[67],"with":[68],"two":[69],"competing":[70],"objectives,":[71],"power":[72,117],"consumption":[73,118],"skew":[77,124],"considering":[78],"slew":[79],"technology":[81],"find":[84],"global":[86],"solution.":[88],"The":[89],"proposed":[90,130],"formulation":[91,131],"applied":[93],"on":[94],"latest":[96],"benchmarks":[99],"from":[100],"2009":[102],"2010":[104],"ISPD":[105],"contests":[108],"results":[110],"show":[111,128],"up":[112,120],"86%":[114],"reduction":[115],"183":[122],"ps":[123],"reduction.":[125],"also":[127],"our":[129],"can":[132],"be":[133],"solved":[134],"efficiently":[135],"relatively":[138],"short":[139],"runtime":[140],"compared":[141],"other":[143],"existing":[144],"algorithms":[145],"literature.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
