{"id":"https://openalex.org/W2663426853","doi":"https://doi.org/10.1109/ccece.2017.7946664","title":"Are standalone gate size and V&lt;inf&gt;T&lt;/inf&gt; optimization tools useful?","display_name":"Are standalone gate size and V&lt;inf&gt;T&lt;/inf&gt; optimization tools useful?","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2663426853","doi":"https://doi.org/10.1109/ccece.2017.7946664","mag":"2663426853"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2017.7946664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087749937","display_name":"Anitha Kumari Yella","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Anitha Kumari Yella","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022391728","display_name":"Gunturi Srivatsa","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gunturi Srivatsa","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087749937"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.0634879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.8637324571609497},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6570870876312256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5698091387748718},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5294613242149353},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46787378191947937},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4404330849647522},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43746206164360046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31077733635902405},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2510665953159332},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.201009601354599},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16923832893371582},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.09035179018974304},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07812908291816711}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.8637324571609497},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6570870876312256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5698091387748718},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5294613242149353},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46787378191947937},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4404330849647522},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43746206164360046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31077733635902405},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2510665953159332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.201009601354599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16923832893371582},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09035179018974304},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07812908291816711},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2017.7946664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2017.7946664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1965831801","https://openalex.org/W1999291149","https://openalex.org/W2009085265","https://openalex.org/W2014070364","https://openalex.org/W2015288317","https://openalex.org/W2019179812","https://openalex.org/W2020533379","https://openalex.org/W2074121908","https://openalex.org/W2105918490","https://openalex.org/W2611950110","https://openalex.org/W3143743485","https://openalex.org/W4232821362","https://openalex.org/W4238153486","https://openalex.org/W6676105711"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108"],"abstract_inverted_index":{"Many":[0],"algorithms":[1],"for":[2,25,86,123,129,162],"gate":[3,27,103],"size":[4,104],"and":[5,45,105,126,159,168,176,185,213,221],"threshold":[6],"voltage":[7],"(V":[8],"<sub":[9,107,149,187],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[10,108,150,188],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">T</sub>":[11,109,151,189],")":[12],"optimization":[13,110],"have":[14,32],"been":[15,76],"proposed.":[16],"The":[17,191],"International":[18],"Symposium":[19],"of":[20,70,205],"Physical":[21],"Design":[22],"(ISPD)":[23],"contests":[24],"discrete":[26],"sizing":[28,55,60,184],"with":[29,64,141,164,201],"wire":[30,50,66],"loads":[31,51],"led":[33],"to":[34,118,121,179,216],"improved":[35],"algorithms.":[36],"However,":[37],"significant":[38],"changes":[39],"in":[40,133],"cell":[41,152],"sizes":[42],"require":[43],"re-placement":[44],"re-routing":[46],"which":[47,53,112],"invalidate":[48],"the":[49,54,93,130,134,139,165,173,180,209,217],"upon":[52],"was":[56],"performed.":[57],"In":[58,97],"turn,":[59],"must":[61],"be":[62,84],"re-performed":[63],"new":[65],"loads.":[67],"To":[68],"best":[69,119],"our":[71],"knowledge,":[72],"it":[73],"has":[74],"not":[75],"shown":[77],"how":[78],"much":[79,195],"leakage":[80,114,199],"power":[81],"reduction":[82,115,200,204],"can":[83],"obtained":[85],"actually":[87],"laid":[88],"out":[89],"circuits,":[90],"nor":[91],"whether":[92],"process":[94],"even":[95],"converges.":[96],"this":[98],"work,":[99],"we":[100],"chose":[101],"a":[102,146,197],"V":[106,186],"algorithm":[111],"achieves":[113,193],"results":[116,128],"comparable":[117],"reported":[120],"date":[122],"smaller":[124],"circuits":[125,132],"better":[127],"largest":[131],"ISPD":[135],"set.":[136],"We":[137,154],"interfaced":[138],"tool":[140],"leading":[142,218],"EDA":[143,166,219],"tools":[144],"using":[145],"45nm":[147],"multi-V":[148],"library.":[153],"propose":[155],"an":[156,202],"incremental":[157,211],"placement":[158,167,175,212],"routing":[160,169,177,214],"methodology":[161],"use":[163],"tool,":[170],"such":[171],"that":[172],"post-sizing":[174],"converges":[178],"solution":[181],"achieved":[182],"after":[183,207],"optimization.":[190],"flow":[192],"as":[194,196],"28%":[198],"average":[203],"12%":[206],"performing":[208],"proposed":[210],"compared":[215],"synthesis":[220],"layout":[222],"tool.":[223]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}