{"id":"https://openalex.org/W2547022751","doi":"https://doi.org/10.1109/ccece.2016.7726823","title":"Rapid design space exploration of multi-clock domain MPSoCs with hybrid prototyping","display_name":"Rapid design space exploration of multi-clock domain MPSoCs with hybrid prototyping","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2547022751","doi":"https://doi.org/10.1109/ccece.2016.7726823","mag":"2547022751"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2016.7726823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2016.7726823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112441744","display_name":"Ehsan Saboori","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ehsan Saboori","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.3204,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5994357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8658748865127563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6836103200912476},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6528710126876831},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6519787311553955},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.619073748588562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5756860971450806},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5754817724227905},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.5132150650024414},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.48297324776649475},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4432287812232971},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.42027056217193604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3741953670978546},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.33977648615837097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1977376639842987},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.1527111530303955},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.14775067567825317}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8658748865127563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6836103200912476},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6528710126876831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6519787311553955},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.619073748588562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5756860971450806},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5754817724227905},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.5132150650024414},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.48297324776649475},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4432287812232971},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.42027056217193604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3741953670978546},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.33977648615837097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1977376639842987},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.1527111530303955},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.14775067567825317},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2016.7726823","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2016.7726823","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1515695673","https://openalex.org/W1522250664","https://openalex.org/W1554340369","https://openalex.org/W1969329158","https://openalex.org/W1975499774","https://openalex.org/W1978507093","https://openalex.org/W2029554472","https://openalex.org/W2059049661","https://openalex.org/W2066339098","https://openalex.org/W2105974337","https://openalex.org/W2139354295","https://openalex.org/W2155764480","https://openalex.org/W4234456726","https://openalex.org/W4255888795","https://openalex.org/W6630884793","https://openalex.org/W6631155369"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1973069902","https://openalex.org/W4294611724","https://openalex.org/W2155355551"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"novel":[3],"techniques":[4],"of":[5,13,23,43,48,88,109,129,137,165],"using":[6,114,153,171],"hybrid":[7,24,54,69,89,131,154],"prototyping":[8,25,55,70,155],"for":[9,76],"early":[10,106],"power-performance":[11,107],"analysis":[12],"MPSoC":[14,100,110],"designs":[15,101],"with":[16,31,159],"multiple":[17,32,169],"clock":[18,66],"domains.":[19],"The":[20],"fundamental":[21],"idea":[22],"is":[26],"to":[27,59,97,104,168],"simulate":[28],"a":[29,44],"design":[30,78,151],"cores":[33],"by":[34],"creating":[35],"an":[36],"emulation":[37],"kernel":[38],"in":[39,162],"software":[40,141],"on":[41,84],"top":[42],"single":[45],"physical":[46],"instance":[47],"the":[49,64,86,126,163],"core.":[50],"However,":[51],"so":[52],"far":[53],"has":[56,71],"been":[57,74],"limited":[58],"homogeneous":[60],"multicores":[61],"running":[62],"at":[63],"same":[65],"frequency.":[67],"Moreover,":[68],"not":[72],"yet":[73],"demonstrated":[75],"efficient":[77],"space":[79],"exploration.":[80],"Our":[81,112],"work":[82],"focuses":[83],"enhancing":[85],"capabilities":[87],"prototyping,":[90],"such":[91,118],"that":[92,147],"it":[93],"can":[94,156],"be":[95,157],"applied":[96],"realistic":[98],"multi-clock":[99],"as":[102,119],"well":[103],"perform":[105],"evaluation":[108],"designs.":[111],"experiments":[113],"industrial":[115],"strength":[116],"applications":[117],"JPEG,":[120],"MP3":[121],"and":[122,133],"Packet":[123],"Processing,":[124],"demonstrate":[125,146],"high":[127,160],"accuracy":[128],"our":[130],"prototypes,":[132],"over":[134,140,149],"two":[135],"orders":[136],"magnitude":[138],"improvement":[139],"simulation":[142],"speed.":[143],"We":[144],"also":[145],"exploring":[148],"150":[150],"options":[152],"done":[158],"reliability":[161],"order":[164],"minutes":[166],"compared":[167],"days":[170],"conventional":[172],"FPGA":[173],"prototyping.":[174]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}