{"id":"https://openalex.org/W1973596329","doi":"https://doi.org/10.1109/ccece.2014.6901093","title":"Sub-gate-delay edge-control of a clock signal using DLLs and ΣΔ modulation techniques","display_name":"Sub-gate-delay edge-control of a clock signal using DLLs and ΣΔ modulation techniques","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1973596329","doi":"https://doi.org/10.1109/ccece.2014.6901093","mag":"1973596329"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2014.6901093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2014.6901093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044118206","display_name":"Steven Bielby","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven Bielby","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, Canada","Integrated Microsystems Laboratory McGill University Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Laboratory McGill University Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["Integrated Microsystems Laboratory, McGill University, Montreal, Canada","Integrated Microsystems Laboratory McGill University Montreal, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Microsystems Laboratory, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Integrated Microsystems Laboratory McGill University Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.6820695400238037},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6698412299156189},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5945231914520264},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.5789290070533752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5486375689506531},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5396435856819153},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5302281975746155},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5183526277542114},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4803289473056793},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4599880278110504},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.42345964908599854},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3131027817726135},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27640074491500854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22607502341270447},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2174394130706787},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.16074958443641663},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14703425765037537},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13977375626564026},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13576078414916992},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.12257352471351624},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10706004500389099}],"concepts":[{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.6820695400238037},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6698412299156189},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5945231914520264},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.5789290070533752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5486375689506531},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5396435856819153},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5302281975746155},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5183526277542114},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4803289473056793},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4599880278110504},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.42345964908599854},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3131027817726135},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27640074491500854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22607502341270447},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2174394130706787},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16074958443641663},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14703425765037537},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13977375626564026},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13576078414916992},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.12257352471351624},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10706004500389099},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2014.6901093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2014.6901093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1973070989","https://openalex.org/W2120651488","https://openalex.org/W2128282260","https://openalex.org/W2142279151","https://openalex.org/W2153004226","https://openalex.org/W2159067451","https://openalex.org/W2788680135","https://openalex.org/W6678031656"],"related_works":["https://openalex.org/W4232628459","https://openalex.org/W1572462408","https://openalex.org/W4238211836","https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W2090237663","https://openalex.org/W4298372871","https://openalex.org/W2051658160","https://openalex.org/W3002979870","https://openalex.org/W2889250873"],"abstract_inverted_index":{"Many":[0],"high-speed":[1],"communication":[2],"applications":[3],"require":[4],"precise":[5,57],"edge-control":[6,58],"for":[7],"establishing":[8],"ideal":[9],"sampling":[10],"conditions.":[11],"A":[12],"delay-locked":[13],"loop":[14],"(DLL)":[15],"is":[16],"often":[17],"used":[18,54],"to":[19,55],"phase":[20],"shift":[21],"the":[22,30,39],"incoming":[23],"reference":[24],"clock":[25],"signal":[26],"in":[27],"increments":[28],"of":[29,33,41],"propagation":[31],"delay":[32],"a":[34,50],"single":[35],"inverter":[36],"circuit.":[37],"Through":[38],"application":[40],"sigma-delta":[42],"modulation":[43],"techniques,":[44],"this":[45],"paper":[46],"will":[47],"demonstrate":[48],"how":[49],"DLL":[51],"can":[52],"be":[53],"provide":[56],"with":[59],"sub-gate-delay":[60],"resolution.":[61]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}