{"id":"https://openalex.org/W1986999073","doi":"https://doi.org/10.1109/ccece.2014.6901056","title":"Development of a compact thermal model for electronic package","display_name":"Development of a compact thermal model for electronic package","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W1986999073","doi":"https://doi.org/10.1109/ccece.2014.6901056","mag":"1986999073"},"language":"en","primary_location":{"id":"doi:10.1109/ccece.2014.6901056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2014.6901056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089633760","display_name":"A. Hadeed","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Hadeed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","Department of Electrical and Computer Engineering, Ryerson University, 350 Victoria street, M5B2K3, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, 350 Victoria street, M5B2K3, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"F.A. Mohammadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","Department of Electrical and Computer Engineering, Ryerson University, 350 Victoria street, M5B2K3, Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, 350 Victoria street, M5B2K3, Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089633760"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.56899412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.7444949150085449},{"id":"https://openalex.org/keywords/ball-grid-array","display_name":"Ball grid array","score":0.6583799123764038},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6414963006973267},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5768523216247559},{"id":"https://openalex.org/keywords/delphi","display_name":"Delphi","score":0.5689795613288879},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4712904989719391},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.4430428743362427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4185033440589905},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39629265666007996},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3499945402145386},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.349992573261261},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.32673048973083496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1846553385257721},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15014556050300598},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13500818610191345},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10181161761283875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07995039224624634}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.7444949150085449},{"id":"https://openalex.org/C94709252","wikidata":"https://www.wikidata.org/wiki/Q570628","display_name":"Ball grid array","level":3,"score":0.6583799123764038},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6414963006973267},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5768523216247559},{"id":"https://openalex.org/C2779495148","wikidata":"https://www.wikidata.org/wiki/Q487378","display_name":"Delphi","level":2,"score":0.5689795613288879},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4712904989719391},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.4430428743362427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4185033440589905},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39629265666007996},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3499945402145386},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.349992573261261},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.32673048973083496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1846553385257721},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15014556050300598},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13500818610191345},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10181161761283875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07995039224624634},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C50296614","wikidata":"https://www.wikidata.org/wiki/Q211387","display_name":"Soldering","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ccece.2014.6901056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ccece.2014.6901056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 27th Canadian Conference on Electrical and Computer Engineering (CCECE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2035224686","https://openalex.org/W2069387785","https://openalex.org/W2120983247","https://openalex.org/W2140544140","https://openalex.org/W4242339496","https://openalex.org/W4253232140"],"related_works":["https://openalex.org/W1975509756","https://openalex.org/W2122379732","https://openalex.org/W1916213107","https://openalex.org/W2359189194","https://openalex.org/W567677580","https://openalex.org/W2321214384","https://openalex.org/W2117825347","https://openalex.org/W2075432981","https://openalex.org/W144284418","https://openalex.org/W2312922824"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"the":[3,7,17,32,40,43,46,55,68,72,87,99,137,141,148],"process":[4],"of":[5,27,45,57,86],"generating":[6],"boundary":[8],"conditions":[9],"independent":[10],"static":[11,24,89],"compact":[12],"thermal":[13,111],"model":[14,19],"(BCI-CTM)":[15],"from":[16],"detailed":[18],"simulation":[20],"was":[21,37,48],"investigated.":[22],"The":[23],"CTM":[25,90,104,138],"consisting":[26],"resistor":[28],"network":[29,47],"based":[30],"on":[31],"proposed":[33],"method":[34],"by":[35,78,147],"DELPHI":[36,103],"defined.":[38],"For":[39],"BGA":[41],"package":[42,124,149],"topology":[44],"determined":[49],"which":[50],"has":[51,61,94,105],"seven":[52],"resistors":[53],"connecting":[54],"nodes":[56],"network.":[58],"An":[59],"algorithm":[60],"been":[62],"developed":[63],"in":[64,110,129],"MATLAB":[65],"to":[66,135,139],"calculate":[67],"proper":[69],"values":[70,75],"for":[71,121],"resistors.":[73],"These":[74],"are":[76],"optimized":[77],"a":[79,117,133],"cost":[80],"function":[81],"and":[82,97,143],"optimization":[83],"algorithm.":[84],"Validation":[85],"generated":[88],"showed":[91],"that":[92,145],"it":[93,114,130],"good":[95],"performance":[96],"meets":[98],"available":[100],"criterion.":[101],"Although":[102],"not":[106],"become":[107],"commonly":[108],"used":[109],"design":[112],"but":[113],"could":[115],"be":[116],"typical":[118],"standardized":[119],"modeling":[120],"3D":[122],"future":[123,131],"[1].":[125],"This":[126],"study":[127],"presents":[128],"work":[132],"proposal":[134],"customize":[136],"both":[140],"simplicity":[142],"accuracy":[144],"deemed":[146],"consumers.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}